# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 

General Description

The MAX1284/MAX1285 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed, an internal +2.5 V reference, and low power consumption. The MAX1284 operates from a single +4.5 V to +5.5 V supply. The MAX1285 operates from a single +2.7 V to +3.6 V supply.
The 3-wire serial interface connects directly to SPITM/QSPI ${ }^{\text {TM }} /$ MICROWIRE ${ }^{\text {TM }}$ devices without external logic. The devices use an external serial-interface clock to perform successive-approximation analog-to-digital conversions.
Low power, ease of use, and small package size make these converters ideal for remote-sensor and data-acquisition applications or for other circuits with demanding power consumption and space requirements. The MAX1284/MAX1285 are available in 8-pin SO packages.
These devices are pin-compatible, higher-speed versions of the MAX1240/MAX1241. Refer to the respective data sheets for more information.

Applications
Portable Data Logging
Data Acquisition
Medical Instruments
Battery-Powered Instruments
Pen Digitizers
Process Control

Pin Configuration


SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
$\qquad$ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 

## ABSOLUTE MAXIMUM RATINGS



Operating Temperature Ranges MAX1284BCSA/MAX1285BCSA ....................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MAX1284BESA/MAX1285BESA ........................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range............................ $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s)................................ $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—MAX1284

$\left(\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}\right.$ to +5.5 V ; fSCLK $=6.4 \mathrm{MHz}, 50 \%$ duty cycle, 16 clocks/conversion cycle ( 400 ksps ), $4.7 \mu \mathrm{~F}$ capacitor at REF, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |  |  |  |
| Resolution |  |  | 12 |  |  | Bits |
| Relative Accuracy (Note 2) | INL |  |  |  | $\pm 1.0$ | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature |  |  | $\pm 1.0$ | LSB |
| Offset Error |  |  |  |  | $\pm 6.0$ | LSB |
| Gain Error (Note 3) |  |  |  |  | $\pm 6.0$ | LSB |
| Gain Error Temperature Coefficient |  |  |  | $\pm 0.8$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC SPECIFICATIONS ( 100 kHz sine wave, $2.5 \mathrm{Vp}-\mathrm{p}$, clock $=6.4 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| Signal-to-Noise Plus Distortion Ratio | SINAD |  |  | 70 |  | dB |
| Total Harmonic Distortion | THD | Up to the 5th harmonic |  | -80 |  | dB |
| Spurious-Free Dynamic Range | SFDR |  |  | 80 |  | dB |
| Intermodulation Distortion | IMD | $\mathrm{f}_{\mathrm{IN} 1}=99 \mathrm{~Hz}, \mathrm{f} \mid \mathrm{N} 2=102 \mathrm{~Hz}$ |  | 76 |  | dB |
| Full-Power Bandwidth |  | -3dB point |  | 6 |  | MHz |
| Full-Linear Bandwidth |  | SINAD > 68dB |  | 350 |  | kHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Conversion Time (Note 4) | tconv |  | 2.5 |  |  | $\mu \mathrm{s}$ |
| Track/Hold Acquisition Time | tACQ |  |  |  | 468 | ns |
| Aperture Delay |  |  |  | 10 |  | ns |
| Aperture Jitter |  |  |  | <50 |  | ps |
| Serial Clock Frequency | tsclk |  | 0.5 |  | 6.4 | MHz |
| Duty Cycle |  |  | 40 |  | 60 | \% |
| ANALOG INPUT (AIN) |  |  |  |  |  |  |
| Input Voltage Range | VAIN |  | 0 |  | 2.5 | V |
| Input Capacitance |  |  |  | 18 |  | pF |

## 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

## ELECTRICAL CHARACTERISTICS—MAX1284 (continued)

$\left(V_{D D}=+4.5 \mathrm{~V}\right.$ to +5.5 V ; fscLK $=6.4 \mathrm{MHz}, 50 \%$ duty cycle, 16 clocks/conversion cycle ( 400 ksps ), $4.7 \mu \mathrm{~F}$ capacitor at $\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL REFERENCE |  |  |  |  |  |  |
| REF Output Voltage | VREF |  | 2.48 | 2.50 | 2.52 | V |
| REF Short-Circuit Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 30 |  | mA |
| REF Output Tempco | TC V ${ }_{\text {REF }}$ |  |  | $\pm 15$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Load Regulation (Note 5) |  | 0 to 1 mA output load |  | 0.1 | 2.0 | $\mathrm{mV} / \mathrm{mA}$ |
| Capacitive Bypass at REF |  |  | 4.7 |  | 10 | $\mu \mathrm{F}$ |
| DIGITAL INPUTS (SCLK, CS, SHDN) |  |  |  |  |  |  |
| Input High Voltage | VINH |  | 3.0 |  |  | V |
| Input Low Voltage | $V_{\text {INL }}$ |  |  |  | 0.8 | V |
| Input Hysteresis | VHYST |  |  | 0.2 |  | V |
| Input Leakage | IIN | VIN $=0$ or $\mathrm{V}_{\text {DD }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  | 15 |  | pF |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |  |  |
| Output Voltage Low | VOL | ISINK $=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Voltage High | VOH | ISOURCE $=1 \mathrm{~mA}$ | 4 |  |  | $\checkmark$ |
| Three-State Leakage Current | IL | $\overline{\mathrm{CS}}=+5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance | Cout | $\overline{\mathrm{CS}}=+5 \mathrm{~V}$ |  | 15 |  | pF |
| POWER SUPPLY |  |  |  |  |  |  |
| Positive Supply Voltage (Note 6) | VDD |  | 4.5 |  | 5.5 | V |
| Positive Supply Current (Note 7) | IDD | $\mathrm{V}_{\mathrm{DD}}=+5.5 \mathrm{~V}$ |  | 2.5 | 4.0 | mA |
| Shutdown Supply Current | ISHDN | SCLK $=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{SHDN}}=\mathrm{GND}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection | PSR | $V_{D D}=+5 \mathrm{~V} \pm 10 \%$, midscale input |  | $\pm 0.5$ | $\pm 2.0$ | mV |

## ELECTRICAL CHARACTERISTICS—MAX1285

$\left(\mathrm{V} D=+2.7 \mathrm{~V}\right.$ to +3.6 V ; fSCLK $=4.8 \mathrm{MHz}, 50 \%$ duty cycle, 16 clocks/conversion cycle ( 300 ksps ), $4.7 \mu \mathrm{~F}$ capacitor at $\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to TMAX, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |  |  |  |
| Resolution |  |  | 12 |  |  | Bits |
| Relative Accuracy (Note 2) | INL |  |  |  | $\pm 1.0$ | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature |  |  | $\pm 1.0$ | LSB |
| Offset Error |  |  |  |  | $\pm 6.0$ | LSB |
| Gain Error (Note 3) |  |  |  |  | $\pm 6.0$ | LSB |
| Gain Error Temperature Coefficient |  |  |  | $\pm 1.6$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 

ELECTRICAL CHARACTERISTICS—MAX1285 (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}\right.$ to +3.0 V ; fSCLK $=4.8 \mathrm{MHz}, 50 \%$ duty cycle, 16 clocks/conversion cycle ( 300 ksps ), $4.7 \mu \mathrm{~F}$ capacitor at $\mathrm{REF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC SPECIFICATIONS ( 75 kHz sine wave, $2.5 \mathrm{Vp-p}, \mathrm{fSAMPLE}=300 \mathrm{ksps}, \mathrm{fSCLK}=4.8 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| Signal-to-Noise Plus Distortion Ratio | SINAD |  |  | 70 |  | dB |
| Total Harmonic Distortion | THD | Up to the 5th harmonic |  | -80 |  | dB |
| Spurious-Free Dynamic Range | SFDR |  |  | 80 |  | dB |
| Intermodulation Distortion | IMD | $\mathrm{fIN} 1=73 \mathrm{kHz}$, fin $2=77 \mathrm{kHz}$ |  | 76 |  | dB |
| Full-Power Bandwidth |  | -3dB point |  | 3 |  | MHz |
| Full-Linear Bandwidth |  | SINAD > 68dB |  | 250 |  | kHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Conversion Time (Note 4) | tconv |  | 3.3 |  |  | $\mu \mathrm{s}$ |
| Track/Hold Acquisition Time | tACQ |  |  |  | 625 | ns |
| Aperture Delay |  |  |  | 10 |  | ns |
| Aperture Jitter |  |  |  | <50 |  | ps |
| Serial Clock Frequency | tsclk |  | 0.5 |  | 4.8 | MHz |
| Duty Cycle |  |  | 40 |  | 60 | \% |
| ANALOG INPUT (AIN) |  |  |  |  |  |  |
| Input Voltage Range | VAIN |  | 0 |  | 2.5 | V |
| Input Capacitance |  |  |  | 18 |  | pF |
| INTERNAL REFERENCE |  |  |  |  |  |  |
| REF Output Voltage | $V_{\text {REF }}$ |  | 2.48 | 2.50 | 2.52 | V |
| REF Short-Circuit Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | mA |
| REF Output Tempco | TC VREF |  |  | $\pm 15$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Load Regulation (Note 5) |  | 0 to 0.75 mA output load |  | 0.1 | 2.0 | $\mathrm{mV} / \mathrm{mA}$ |
| Capacitive Bypass at REF |  |  | 4.7 |  | 10 | $\mu \mathrm{F}$ |
| DIGITAL INPUTS (SCLK, CS, SHDN) |  |  |  |  |  |  |
| Input High Voltage | VINH |  | 2.0 |  |  | V |
| Input Low Voltage | VINL |  |  |  | 0.8 | V |
| Input Hysteresis | $\mathrm{V}_{\text {HYST }}$ |  |  | 0.2 |  | V |
| Input Leakage | IIN | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  | 15 |  | pF |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |  |  |
| Output Voltage Low | VOL | ISINK $=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Voltage High | VOH | ISOURCE $=0.5 \mathrm{~mA}$ | 4 |  |  | V |
| Three-State Leakage Current | IL | $\overline{\mathrm{CS}}=+3 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance | Cout | $\overline{\mathrm{CS}}=+3 \mathrm{~V}$ |  | 15 |  | pF |
| POWER SUPPLY |  |  |  |  |  |  |
| Positive Supply Voltage (Note 6) | VDD |  | 2.7 |  | 3.6 | V |
| Positive Supply Current (Note 7) | IDD | $V_{D D}=+3.6 \mathrm{~V}$ |  | 2.5 | 3.5 | mA |
| Shutdown Supply Current | ISHDN | SCLK = VDD,$\overline{\text { SHDN }}=\mathrm{GND}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection | PSR | $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to 3.6V, midscale input |  | $\pm 0.5$ | $\pm 2.0$ | mV |

## 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

## TIMING CHARACTERISTICS—MAX1284 (Figures 1, 2, 8, 9)

( $\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Period | tcP |  | 156 |  | ns |
| SCLK Pulse Width High | tch |  | 62 |  | ns |
| SCLK Pulse Width Low | tCL |  | 62 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup | tcss |  | 35 |  | ns |
| SCLK Rise to $\overline{C S}$ Rise Hold | tCSH |  | 0 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Ignore | tcso |  | 35 |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Ignore | tcs1 |  | 35 |  | ns |
| SCLK Rise to DOUT Hold | tDOH | CLOAD $=20 \mathrm{pF}$ | 10 |  | ns |
| SCLK Rise to DOUT Valid | toov | CLOAD $=20 \mathrm{pF}$ |  | 80 | ns |
| $\overline{\overline{C S}}$ Rise to DOUT Disable | tDOD | CLOAD $=20 \mathrm{pF}$ | 10 | 65 | ns |
| $\overline{\text { CS Fall to DOUT Enable }}$ | tooe | CLOAD $=20 \mathrm{pF}$ |  | 65 | ns |
| $\overline{\overline{C S}}$ Pulse Width High | tcsw |  | 100 |  | ns |

## TIMING CHARACTERISTICS—MAX1285 (Figures 1, 2, 8, 9)

( $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Period | tCP |  | 208 |  | ns |
| SCLK Pulse Width High | ${ }_{\text {t }} \mathrm{CH}$ |  | 83 |  | ns |
| SCLK Pulse Width Low | tCL |  | 83 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup | tcSs |  | 45 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold | teSH |  | 0 |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Ignore | teso |  | 45 |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Ignore | tCS1 |  | 45 |  | ns |
| SCLK Rise to DOUT Hold | tDOH | CLOAD $=20 \mathrm{pF}$ | 13 |  | ns |
| SCLK Rise to DOUT Valid | tDOV | CLOAD $=20 \mathrm{pF}$ |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | tDOD | CLOAD $=20 \mathrm{pF}$ | 13 | 85 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | tDOE | CLOAD $=20 \mathrm{pF}$ |  | 85 | ns |
| $\overline{\text { CS Pulse Width High }}$ | tcSW |  | 100 |  | ns |

Note 1: Tested at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}(\mathrm{MIN})}$.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
Note 3: Internal reference, offset, and reference errors nulled.
Note 4: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has $50 \%$ duty cycle.
Note 5: External load should not change during conversion for specified accuracy. Guaranteed specification limit of $2 \mathrm{mV} / \mathrm{mA}$ due to production test limitations.
Note 6: Electrical characteristics are guaranteed from $\mathrm{V}_{\mathrm{DD}(\mathrm{MIN})}$ to $\mathrm{V}_{\mathrm{DD}(\mathrm{MAX}) \text {. For operations beyond this range, see Typical }}$ Operating Characteristics.
Note 7: MAX1284 tested with 20pF on Dout and fsclk $=6.4 \mathrm{MHz}, 0$ to 5 V . MAX1285 tested with same loads, fSCLK $=4.8 \mathrm{MHz}$, 0 to 3 V . Dout = full scale.

## 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

Typical Operating Characteristics
(MAX1284: $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$, fSCLK $=6.4 \mathrm{MHz}, \mathrm{MAX1285}: \mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$, fSCLK $=4.8 \mathrm{MHz}$; CLOAD $=20 \mathrm{FF}, 4.7 \mu \mathrm{~F}$ capacitor at REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

Typical Operating Characteristics (continued)
(MAX1284: $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$, fSCLK $=6.4 \mathrm{MHz}, \mathrm{MAX1285}: \mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$, fSCLK $=4.8 \mathrm{MHz}$; CLOAD $=20 \mathrm{pF}, 4.7 \mu \mathrm{~F}$ capacitor at REF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VDD | Positive Supply Voltage |
| 2 | AIN | Sampling Analog Input, 0 to VREF range |
| 3 | $\overline{\text { SHDN }}$ | Active-Low Shutdown Input. Pulling $\overline{\text { SHDN }}$ <br> to 2 low (typ). |
| 4 | REF | Reference Voltage for Analog-to-Digital Conversion. Internal 2.5V reference output. Bypass with 4.7 <br> capacitor. |
| 5 | GND | Analog and Digital Ground |
| 6 | DOUT | Serial Data Output DOUT changes state at SCLK's rising edge High impedance when $\overline{\mathrm{CS}}$ is high. |
| 7 | $\overline{\mathrm{CS}}$ | Active-Low Chip Select. Initiates conversions on the falling edge. When $\overline{\mathrm{CS}}$ is high, DOUT is high <br> impedance. |
| 8 | SCLK | Serial Clock Input. SCLK drives the conversion process and clocks data out at rates up to 6.4MHz <br> (MAX1284) or 4.8MHz (MAX1285). |

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 



Figure 1. Load Circuits for DOUT Enable Time


Figure 2. Load Circuits for DOUT Disable Time

## Detailed Description

## Converter Operation

The MAX1284/MAX1285 use an input T/H and succes-sive-approximation register (SAR) circuitry to convert an analog input signal to a digital 12-bit output. Figure 3 shows the MAX1284/MAX1285 in its simplest configuration. The internal reference is trimmed to +2.5 V . The serial interface requires only three digital lines (SCLK, $\overline{\mathrm{CS}}$, and DOUT) and provides an easy interface to microprocessors ( $\mu \mathrm{Ps}$ ).
The MAX1284/MAX1285 have two modes: normal and shutdown. Pulling $\overline{\text { SHDN }}$ low shuts the device down and reduces supply current to below $2 \mu \mathrm{~A}$ (typ), while pulling SHDN high puts the device into operational mode. Pulling $\overline{\mathrm{CS}}$ low initiates a conversion that is driven by SCLK. The conversion result is available at DOUT in unipolar serial format. The serial data stream consists of three zeros, followed by the data bits (MSB first). All transitions on DOUT occur 20ns after the rising edge of SCLK. Figures 8 and 9 show the interface timing information.

## Analog Input

Figure 4 illustrates the sampling architecture of the ADC's comparator. The full-scale input voltage is set by the internal reference (VREF $=+2.5 \mathrm{~V})$.

## Track/Hold

In track mode, the analog signal is acquired and stored in the internal hold capacitor. In hold mode, the T/H switch opens and maintains a constant input to the ADC's SAR section.
During acquisition, the analog input (AIN) charges capacitor CHOLD. Bringing $\overline{\mathrm{CS}}$ low, ends the acquisition interval. At this instant, the T/H switches the input side of Chold to GND. The retained charge on Chold represents a sample of the input, unbalancing node ZERO at the comparator's input.
In hold mode, the capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to 0 within the limits of 12bit resolution. This action is equivalent to transferring a charge from CHOLD to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal. At the conversion's end, the input

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 



Figure 3. Typical Operating Circuit


Figure 4. Equivalent Input Circuit
side of Chold switches back to AIN, and Chold charges to the input signal again.
The time required for the $\mathrm{T} / \mathrm{H}$ to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time ( $\mathrm{t}_{\mathrm{ACQ}}$ ) is the maximum time the device takes to acquire the signal, and is also the minimum time needed for the
signal to be acquired. Acquisition time is calculated by:

$$
t_{A C Q}=9\left(R_{S}+R_{I N}\right) \times 12 p F
$$

where $\mathrm{R}_{\mathrm{IN}}=800 \Omega$, $\mathrm{RS}_{\mathrm{S}}=$ the input signal's source impedance, and taCQ is never less than 468ns (MAX1284) or 625ns (MAX1285). Source impedances below $2 k \Omega$ do not significantly affect the ADCs AC performance.
Higher source impedances can be used if a $0.01 \mu \mathrm{~F}$ capacitor is connected to the analog input. Note that the input capacitor forms an RC filter with the input source impedance, limiting the ADCs input signal bandwidth.

Input Bandwidth
The ADCs' input tracking circuitry has a 6 MHz (MAX1284) or 3 MHz (MAX1285) small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate, by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, anti-alias filtering is recommended.

## Analog Input Protection

Internal protection diodes, which clamp the analog input to VDD and GND, allow the input to swing from GND - 0.3V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ without damage.
If the analog input exceeds 50 mV beyond the supplies, limit the input current to 2 mA .

Internal Reference
The MAX1284/MAX1285 have an on-chip voltage reference trimmed to 2.5 V . The internal reference output is connected to REF and also drives the internal capacitive DAC. The output can be used as a reference voltage source for other components and can source up to $800 \mu \mathrm{~A}$. Bypass REF with a $4.7 \mu \mathrm{~F}$ capacitor. Larger capacitors increase wake-up time when exiting shutdown (see the Using SHDN to Reduce Supply Current section). The internal reference is disabled in shutdown $(\overline{\mathrm{SHDN}}=0)$.

Serial Interface

## Initialization after Power-Up and Starting a Conversion

When power is first applied, and if SHDN is not pulled low, it takes the fully discharged $4.7 \mu \mathrm{~F}$ reference bypass capacitor up to 2 ms to provide adequate charge for specified accuracy. No conversions should be performed during this time.

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 

To start a conversion, pull $\overline{\mathrm{CS}}$ low. At $\overline{\mathrm{CS}}$ 's falling edge, the $\mathrm{T} / \mathrm{H}$ enters its hold mode and a conversion is initiated. Data can then be shifted out serially with the external clock.

## Using $\overline{\text { SHDN }}$ to Reduce Supply Current

Power consumption can be reduced significantly by shutting down the MAX1284/MAX1285 between conversions. Figure 5 shows a plot of average supply current versus conversion rate. The wake-up time (twake) is the time from when $\overline{\mathrm{SHDN}}$ is deasserted to the time when a conversion may be initiated (Figure 6). This time depends on the time in shutdown (Figure 7) because the external $4.7 \mu \mathrm{~F}$ reference bypass capacitor loses charge slowly during shutdown and can be as long as 2 ms .


Figure 5. Supply Current vs. Conversion Rate

Timing and Control
Conversion-start and data-read operations are controlled by the $\overline{C S}$ and SCLK digital inputs. The timing diagrams of Figures 8 and 9 outline serial-interface operation.
A $\overline{C S}$ falling edge initiates a conversion sequence: the T/H stage holds the input voltage, the ADC begins to convert, and DOUT changes from high impedance to logic low. SCLK is used to drive the conversion process, and it shifts data out as each bit of conversion is determined.
SCLK begins shifting out the data after the rising edge of the third SCLK pulse. DOUT transitions 20 ns after each SCLK rising edge. The third rising clock edge produces the MSB of the conversion at DOUT, followed by the remaining bits. Since there are twelve data bits and three leading zeros, at least fifteen rising clock edges are needed to shift out these bits. Extra clock pulses occurring after the conversion result has been clocked out, and prior to a rising edge of $\overline{\mathrm{CS}}$, produce trailing zeros at DOUT and have no effect on converter operation.
Pull $\overline{C S}$ high after reading the conversion's LSB. For maximum throughout, $\overline{\mathrm{CS}}$ can be pulled low again to initiate the next conversion immediately after the specified minimum time (tCS).

Output Coding and Transfer Function
The data output from the MAX1284/MAX1285 is binary, and Figure 10 depicts the nominal transfer function. Code transitions occur halfway between successiveinteger LSB value $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$, and $1 \mathrm{LSB}=610 \mu \mathrm{~V}$ or 2.5V/4096.


Figure 6. Shutdown Sequence

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 



Figure 7. Reference Power-Up vs. Time in Shutdown

## 



## Applications Information

Connection to Standard Interfaces
The MAX1284/MAX1285 serial interface is fully compatible with SPI/QSPI and MICROWIRE (Figure 11).
If a serial interface is available, set the CPU's serial interface in master mode so the CPU generates the serial clock. Choose a clock frequency up to 6.4 MHz (MAX1284) or 4.8MHz (MAX1285).

1) Use a general-purpose I/O line on the CPU to pull $\overline{\mathrm{CS}}$ low. Keep SCLK Iow.
2) Activate SCLK for a minimum of fifteen clock cycles. The first two clocks produce zeros at DOUT. DOUT output data transitions $20 n s$ after the third SCLK rising edge and is available in MSB-first format. Observe the

Figure 8. Interface Timing Sequence


Figure 9. Detailed Serial-Interface Timing

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 



Figure 10. Unipolar Transfer Function, Full Scale (FS) = $V_{\text {REF }}-1 L S B$, Zero Scale $(Z S)=G N D$

SCLK to DOUT valid timing characteristic. Data can be clocked into the $\mu \mathrm{P}$ on SCLK rising edge.
3) Pull $\overline{\mathrm{CS}}$ high at or after the 15 th rising clock edge. If $\overline{\mathrm{CS}}$ remains low, trailing zeros are clocked out after the LSB.
4) With $\overline{\mathrm{CS}}=$ high, wait the minimum specified time, tcs, before initiating a new conversion by pulling $\overline{\mathrm{CS}}$ low. If a conversion is aborted by pulling $\overline{C S}$ high before the conversion completes, wait for the minimum acquisition time, $\mathrm{t} A C Q$, before starting a new conversion.
$\overline{\mathrm{CS}}$ must be held low until all data bits are clocked out. Data can be output in two bytes or continuously, as shown in Figure 8. The bytes contain the result of the conversion padded with three leading zeros and three trailing zeros.

## SPI and MICROWIRE

When using SPI or MICROWIRE, set CPOL $=0$ and $\mathrm{CPHA}=0$. Conversion begins with a $\overline{\mathrm{CS}}$ falling edge. DOUT goes low, indicating a conversion in progress. Two consecutive 1-byte reads are required to get the full twelve bits from the ADC. DOUT output data transitions on SCLK's rising edge and is clocked into the following $\mu \mathrm{P}$ on the rising edge.
The first byte contains three leading zeros, and five bits of conversion result. The second byte contains the remaining seven bits and one trailing zero. See Figure 11 for connections and Figure 12 for timing.


Figure 11. Common Serial-Interface Connections to the MAX1284/MAX1285

QSPI
Unlike SPI, which requires two 1-byte reads to acquire the 12 bits of data from the ADC, QSPI allows the minimum number of clock cycles necessary to clock in the data. The MAX1284/MAX1285 require 15 clock cycles from the $\mu \mathrm{P}$ to clock out the 12 bits of data. Figure 13 shows a transfer using CPOL $=0$ and $C P H A=1$. The conversion result contains two zeros followed by the 12 bits of data in MSB-first formatted.

Layout, Grounding, and Bypassing
For best performance, use PC boards. Wire-wrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 

Figure 14 shows the recommended system ground connections. Establish a single-point analog ground ("star" ground point) at GND, separate from the logic ground. Connect all other analog grounds and DGND to this star ground point for further noise reduction. No other digital system ground should be connected to this single-point analog ground. The ground return to the power supply for this ground should be low impedance and as short as possible for noise-free operation.
High-frequency noise in the VDD power supply may affect the ADC's high-speed comparator. Bypass this supply to the single-point analog ground with $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ bypass capacitors. Minimize capacitor lead lengths for best supply noise rejection. To reduce the effects of supply noise, a $10 \Omega$ resistor can be connected as a lowpass filter to attenuate supply noise (Figure 14).
Definitions

Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1284/MAX1285 are measured using the endpoints method.

Differential Nonlinearity
Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of 1LSB or less guarantees no missing codes and a monotonic transfer function.


Figure 12. SPI/MICROWIRE Serial Interface Timing $(C P O L=C P H A=0)$


Figure 13. QSPI Serial Interface Timing (CPOL $=0, C P H A=1)$

# 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference 



Figure 14. Power-Supply Grounding Condition

## Aperture Jitter

Aperture jitter (tAJ) is the sample-to-sample variation in the time between the samples.

## Aperture Delay

Aperture delay ( $\mathrm{tAD}^{\text {) }}$ is the time defined between the falling edge of $\overline{\mathrm{CS}}$ and the instant when an actual sample is taken.

## Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of full-scale analog input (RMS value) to the RMS quantization error (residual error). The theoretical minimum analog-to-digital noise is caused by quantization error, and results directly from the ADC's resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion
Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to RMS equivalent of all other ADC output signals.

$$
\text { SINAD }(d B)=20 \times \log (\text { SignalRMS/NoiseRMS })
$$

Effective Number of Bits
Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$
\frac{\mathrm{ENOB}=(\mathrm{SINAD}-1.76)}{6.02}
$$

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left(\frac{\sqrt{\mathrm{V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}}}{\mathrm{~V}_{1}}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $\mathrm{V}_{5}$ are the amplitudes of the 2nd through 5th-order harmonics.

Spurious-Free Dynamic Range Spurious-free dynamic range (SFDR) is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

Chip Information
TRANSISTOR COUNT: 4286
PROCESS: BiCMOS

## 400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

Package Information


