

10-Bit, 65/80/105 MSPS 3 V A/D Converter

AD9215

FEATURES

Single 3 V Supply Operation (2.7 V to 3.6 V)

SNR = 58 dBc (to Nyquist) SFDR = 78 dBc (to Nyquist) Low Power: 75 mW at 65 MSPS

Differential Input with 400 MHz Bandwidth

On-Chip Reference and SHA

 $DNL = \pm 0.25 LSB$

Flexible Analog Input: 1 V p-p to 2 V p-p Range Offset Binary or Two's Complement Data Format

Clock Duty Cycle Stabilizer

APPLICATIONS

Ultrasound Equipment
IF Sampling in Communications Receivers:
Battery-Powered Instruments
Hand-Held Scopemeters
Low Cost Digital Oscilloscopes

PRODUCT DESCRIPTION

The AD9215 is a family of monolithic, single 3 V supply, 10-bit, 65/80/105 MSPS analog-to-digital converters. This family features a high performance sample-and-hold amplifier and voltage reference. The AD9215 uses a multistage differential pipelined architecture with output error correction logic to provide 10-bit accuracy at 105 MSPS data rates and guarantee no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows for a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9215 is suitable for applications in communications, imaging and medical ultrasound.


A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer compensates for wide variations in the cock duty cycle while maintaining excellent performance. The digital output data is presented in straight binary or two's complement formats. An out-of-range signal indicates an overflow condition, which can be used with the most significant bit to determine low or high overflow.

Fabricated on an advanced CMOS process, the AD9215 is available in both a 28-lead surface-mount plastic package and a 32-lead chip scale package, and is specified over the industrial temperature range (-40° C to +85°C).

REV. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. The AD9215 operates from a single 3 V power supply, and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
- 2. Operating at 105 MSPS, the AD9215 consumes a low 120 mW.
- 3. The patented SHA input maintains excellent performance for input frequencies up to 200 MHz, and can be configured for single-ended or differential operation.
- 4. The AD9215 is pin compatible with the AD9235, a 12-bit, 20/40/65 MSPS A/D converter. This allows a simplified upgrade from 10 to 12 bits for systems up to 65 MSPS.
- 5. The clock duty cycle stabilizer maintains performance over a wide range of clock pulsewidths.
- 6. The OR output bit indicates when the signal is beyond the selected input range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

AD9215-SPECIFICATIONS

		Test	AD9	215BRU	J/CP-65	AD92	215BRU	/CP-80	AD921	5BRU/	CP-105	
Parameter	Temp	Level	1	Typ	Max		Typ	Max		Typ	Max	Unit
RESOLUTION	Full	VI	10			10			10			Bits
ACCURACY												
No Missing Codes Guaranteed	Full	VI	10			10			10			Bits
Offset Error	Full	VI		± 0.30	± 1.20		±0.30	± 1.20		± 0.30	± 1.20	% FSR
Gain Error ¹	Full	VI		± 0.30	± 2.00		± 0.30	± 2.00		± 0.30	± 2.00	% FSR
Differential Nonlinearity (DNL) ²	Full	IV		± 0.25	± 1.00		± 0.25	± 1.00		± 0.25	± 1.00	LSB
	25°C	I										LSB
Integral Nonlinearity (INL) ²	Full	IV			± 1.90			± 1.90			± 1.90	LSB
	25°C	I		±0.50	±1.50		±0.50	±1.50		±0.50	±1.50	LSB
TEMPERATURE DRIFT												
Offset Error	Full	V		± 16			± 16			± 16		ppm/°C
Gain Error ¹	Full	V		± 150			± 150			± 150		ppm/°C
REFERENCE VOLTAGE												
(1 V Mode)	Full	V		±80			±80			±80		ppm/°C
INTERNAL VOLTAGE												
REFERENCE												
Output Voltage Error (1 V Mode)	Full	VI										mV
Load Regulation @ 1.0 mA	Full	V										mV
Output Voltage Error (0.5 V Mode)	Full	V										mV
Load Regulation @ 0.5 mA	Full	V										mV
INPUT REFERRED NOISE												
VREF = 0.5 V	25°C	V										LSB rms
VREF = 1.0 V	25°C	V										LSB rms
ANALOG INPUT												
Input Span, VREF = 0.5 V	Full	IV		1			1			1		V p-p
Input Span, VREF = 1.0 V	Full	IV		2			2			2		V p-p
INPUT CAPACITANCE ³	Full	V		5			5			5		pF
REFERENCE INPUT												
RESISTANCE	Full	V		7			7			7		kΩ
POWER SUPPLIES												
Supply Voltages												
AVDD	Full	IV	2.7	3.0	3.6	2.7	3.0	3.6	2.7	3.0	3.6	V
DRVDD	Full	IV	2.25	3.0	3.6	2.25	3.0	3.6	2.25	3.0	3.6	V
Supply Current												
$IAVDD^2$	Full	I		30	37		40	58		47	67	mA
$IDRVDD^2$	Full	I		7			9			11		mA
PSRR	Full	V		±0.01			±0.01			±0.01		% FSR
POWER CONSUMPTION												
DC Input ⁴	Full	VI		75			90			120		mW
Sine Wave Input ²	Full	VI		95	115		110	145		145	200	mW
Standby Power ⁵	Full	V		1.0			1.0			1.0		mW
NOTES												

Specifications subject to change without notice.

¹Gain error and gain temperature coefficient are based on the A/D converter only (with a fixed 1.0 V external reference).

²Measured at maximum clock rate, f_{IN} = 10.3 MHz, -0.5 dBFs, full-scale sine wave, with approximately TBD pF loading on each output bit.

Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 2 for the equivalent analog input structure.

⁴Measured with dc input at maximum clock rate.

⁵Standby power is measured with a dc input, the CLOCK pin inactive (i.e., set to AVDD or AGND).

DIGITAL SPECIFICATIONS

		Test	AD92	15BRU	CP-65	AD92	15BRU	CP-80	AD92	15BRU/	CP-105	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
LOGIC INPUTS												
High-Level Input Voltage	Full	IV	2.0			2.0			2.0			V
Low-Level Input Voltage	Full	IV			0.8			0.8			0.8	V
High-Level Input Current	Full	IV	-10		+10	-10		+10	-10		+10	μΑ
Low-Level Input Current	Full	IV	-10		+10	-10		+10	-10		+10	μΑ
Input Capacitance	Full	V		2			2			2		pF
LOGIC OUTPUTS*												
DRVDD = 3.3 V												
High-Level Output Voltage	Full	IV	AVDE	−50 m	V	AVDI) –50 m	V	AVDI	O −50 m	V	V
Low-Level Output Voltage	Full	IV			0.05			0.05			0.05	V

NOTE

SWITCHING SPECIFICATIONS

		Test	AD92	15BRU/	CP-65	AD92	15BRU/	CP-80	AD921	5BRU/	CP-105	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
CLOCK INPUT PARAMETERS Max Conversion Rate Min Conversion Rate CLOCK Period CLOCK Pulsewidth High ¹ CLOCK Pulsewidth Low ¹	Full Full Full Full Full	VI V V V	65 15.4		1	80 12.5		1	105 9.5		1	MSPS MSPS ns ns
DATA OUTPUT PARAMETERS Output Delay ² (t _{OD}) Pipeline Delay (Latency) Aperture Delay Aperture Uncertainty (Jitter) Wake-Up Time ³	Full Full Full Full Full	V V V V	2	4 5	6	2	4 5	6	2	4 5	6	ns Cycles ns ps rms ms
OUT-OF-RANGE RECOVERY TIME	Full	V										Cycles

NOTES

Specifications subject to change without notice.




Figure 1. Timing Diagram

^{*}Output Voltage Levels measured with 5 pF load on each output.

Specifications subject to change without notice.

¹For the AD9215-65 model only, with duty cycle stabilizer enabled. DCS function not applicable for -20 and -40 models.

Output delay is measured from CLOCK 50% transition to DATA 50% transition, with 5 pF load on each output.

³Wake-up time is dependant on value of decoupling capacitors, typical values shown with 0.1 μF and 10 μF capacitors on REFT and REFB.

AD9215—SPECIFICATIONS

 $\textbf{AC SPECIFICATIONS}^* \text{ (AVDD} = 3 \text{ V, DRVDD} = 2.5 \text{ V, Maximum Sample Rate, 2 V p-p Differential Input, 1.0 V internal reference, T_{MIN} to T_{MAX}, unless otherwise noted.) }$

		Test	AD92	15BRU/	CP-65	AD92	15BRU	/CP-80	AD921	5BRU/	CP-105	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
SIGNAL-TO-NOISE RATIO												
$f_{INPUT} = 10.3 \text{ MHz}$	25°C	I	57.0	59.5		56.5	59.0		56.5	59.0		dBc
f _{INPUT} = 39 MHz	Full	V										dBc
-11/1 01 0 2 2 2 2 2 2	25°C	I		59.0		56.0	58.5		56.0	58.5		dBc
$f_{INPUT} = 51 \text{ MHz}$	Full	IV										dBc
INI OI	25°C	I		58.0			58.0			58.0		dBc
$f_{INPUT} = 70 \text{ MHz}$	25°C	V		56.0			56.0			56.0		dBc
$f_{INPUT} = 100 \text{ MHz}$	25°C	V										dBc
SIGNAL-TO-NOISE RATIO												
AND DISTORTION												
$f_{\text{INPUT}} = 10.3 \text{ MHz}$	25°C	V	56.5	59.0		56.0	58.5		56.0	58.5		dBc
$f_{INPUT} = 39 \text{ MHz}$	Full	IV										dBc
INICI	25°C	I		58.5		55.5	58.0		55.0	58.0		dBc
$f_{INPUT} = 51 \text{ MHz}$	Full	IV										dBc
INI OI	25°C	I		57.5			57.5			57.5		dBc
$f_{INPUT} = 70 \text{ MHz}$	Full	IV										dBc
INICI	25°C	I		55.5			55.5			55.5		dBc
$f_{INPUT} = 100 \text{ MHz}$	25°C	V										dBc
EFFECTIVE NUMBER OF BITS												
$f_{\text{INPUT}} = 10.3 \text{ MHz}$	25°C	I	9.2	9.6		9.1	9.5		9.1	9.5		Bits
$f_{\text{INPUT}} = 39 \text{ MHz}$	Full	V	7.2	7.0		7.1	7.5		7.1	7.5		Bits
INPUT 35 WIIIZ	25°C	ľ		9.5		9.0	9.4		9.0	9.4		Bits
$f_{INPUT} = 51 \text{ MHz}$	Full	V		7.5		3.0	J. I		3.0	,. <u>.</u>		Bits
INPUT 31 WILL	25°C	Ï		9.3			9.3			9.3		Bits
$f_{INPUT} = 70 \text{ MHz}$	Full	V		,,,			,.,			,,,		Bits
-INI OI	25°C	I		9.0			9.0			9.0		Bits
$f_{INPUT} = 100 \text{ MHz}$	25°C	V										Bits
WORST HARMONIC												
(Second or Third)												
$f_{\text{INPUT}} = 10.3 \text{ MHz}$	25°C	I	68	75		68	75		68	75		dBc
$f_{\text{INPUT}} = 39 \text{ MHz}$	25°C	I	65	75		65	75		65	75		dBc
$f_{\text{INPUT}} = 51 \text{ MHz}$	25°C	I		73			73					dBc
$f_{\text{INPUT}} = 70 \text{ MHz}$	25°C	I		70			70			70		dBc
$f_{INPUT} = 100 \text{ MHz}$	25°C	I										dBc
SPURIOUS FREE DYNAMIC												
RANGE												
(Excluding Second and Third)												
$f_{\text{INPUT}} = 10.3 \text{ MHz}$	25°C	I	70	78		70	78		70	78		dBc
$f_{\text{INPUT}} = 39 \text{ MHz}$	Full	V		-			-		-	-		dBc
INI OI	25°C	I	70	78		70	78		70	78		dBc
$f_{INPUT} = 51 \text{ MHz}$	Full	V		-			-		-	-		dBc
11101	25°C	Ī		75			75			75		dBc
$f_{INPUT} = 70 \text{ MHz}$	Full	IV										dBc
11101	25°C	I		72			72			72		dBc
$f_{INPUT} = 100 \text{ MHz}$	25°C	V										dBc

NOTE

^{*}SNR/harmonics based on an analog input voltage of -0.5 dBFS referenced to a 1 V p-p full-scale input range. Specifications subject to change without notice.

AC SPECIFICATIONS (AVDD = 3 V, DRVDD = 2.5 V, Maximum Sample Rate, 2 V p-p Differential Input, 1.0 V internal reference, T_{MIN} to T_{MAX} , unless otherwise noted.)

		Test	AD92	15BRU	CP-65	AD92	15BRU/	CP-80	AD921	5BRU/	CP-105	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
TWO-TONE IMTERMOD DISTORTION (IMD) f _{IN1} = 29.3 MHz,												
$f_{IN1} = 30.3 \text{ MHz}$ $f_{IN2} = 30.3 \text{ MHz}$ $f_{IN1} = 70 \text{ MHz}$,	25°C	V		76			74			74		dBc
$f_{IN2} = 71 \text{ MHz}$ $f_{IN1} = 140 \text{ MHz}$	25°C	V		72			72			72		dBc
$f_{IN2} = 141 \text{ MHz}$	25°C	V		70			70			70		dBc

ABSOLUTE MAXIMUM RATINGS1

	With Respect			
Pin Name	to	Min	Max	Unit
ELECTRICAL				
AVDD	AGND	-0.3	+3.9	V
DRVDD	DRGND	-0.3	+3.9	V
AGND	DRGND	-0.3	+0.3	V
AVDD	DRVDD	-3.9	+3.9	V
Digital Outputs	DRGND	-0.3	DRVDD + 0.3	V
CLOCK, MODE	AGND	-0.3	AVDD + 0.3	V
VINA, VINB	AGND	-0.3	AVDD + 0.3	V
VREF	AGND	-0.3	AVDD + 0.3	V
SENSE	AGND	-0.3	AVDD + 0.3	V
REFB, REFT	AGND	-0.3	AVDD + 0.3	V
PDWN	AGND	-0.3	AVDD + 0.3	V
ENVIRONMENTA	L^2			
Operating Temper	ature	-40	+85	°C
Junction Tempera	ture		150	°C
Lead Temperature			300	°C
Storage Temperati		-65	+150	°C

NOTES

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

 2 Typical thermal impedances (28-lead TSSOP); $\theta_{JA} = 97.9^{\circ} \text{C/W}; \; \theta_{JC} = 14^{\circ} \text{C/W}.$ These measurements were taken on a 2-layer board in still air, in accordance with EIA/JESD51-3.

EXPLANATION OF TEST LEVELS

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100% production tested at temperature extremes for military devices.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9215BRU-65	-40°C to +85°C	28-Lead Thin Shrink Small Outline	(TSSOP) RU-28
AD9215BRU-80	-40°C to +85°C	28-Lead Thin Shrink Small Outline	(TSSOP) RU-28
AD9215BRU-105	-40°C to +85°C	28-Lead Thin Shrink Small Outline	(TSSOP) RU-28
AD9215BCP-65	-40°C to +85°C	32-Lead Chip Scale Package	(LFCSP) CP-32
AD9215BCP-80	-40°C to +85°C	32-Lead Chip Scale Package	(LFCSP) CP-32
AD9215BCP-105	-40°C to +85°C	32-Lead Chip Scale Package	(LFCSP) CP-32
AD9215-105PCB Evaluation Board AD9215-80PCB Evaluation Board	25°C 25°C	AD9215BRU-105 Evaluation Board AD9215BRU-80 Evaluation Board (Also covers AD9215-65)	(TSSOP) RU-28 (TSSOP) RU-28

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9215 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. PrA –5–


AD9215


PIN FUNCTION DESCRIPTIONS

TSSOP Pin No.	LFCSP Pin No.	Mnemonic	Description
1	21	OR	Out-of-Range Indicator
2	22	MODE	Data Format and Clock Duty Cycle Stabilizer (DCS) Mode selection
3	23	SENSE	Reference Mode Selection
4	24	VREF	Voltage Reference Input/Output
5	25	REFB	Differential Reference (Negative)
6	26	REFT	Differential Reference (Positive)
7, 12	27, 32	AVDD	Analog Power Supply
8, 11	28, 31	AGND	Analog Ground
9	29	VIN+	Analog Input Pin (+)
10	30	VIN-	Analog Input Pin (–)
13	2	CLOCK	Clock Input Pin
14	4	PDWN	Power-Down Function Selection (Active High)
17-22, 25-28	9-14, 17-20	D0 (LSB)-D9 (MSB)	Data Output Bits
23	15	DRGND	Digital Output Ground
24	16	DRVDD	Digital Output Driver Supply. Must be decoupled to DRGND with a minimum 0.1 μF capacitor. Recommended decoupling is 0.1 μF in parallel with 10 μF.
15-16	1, 3, 5–8	NC	Not internally connected

PIN CONFIGURATIONS

CP-32 RU-28








Figure 2. Equivalent Analog Input Circuit




Figure 3. Equivalent MODE Input Circuit




Figure 4. Equivalent Digital Output Circuit




Figure 5. Equivalent Digital Input Circuit

DEFINITIONS OF SPECIFICATIONS INTEGRAL NONLINEARITY (INL)

INL refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

DIFFERENTIAL NONLINEARITY (DNL, NO MISSING CODES)

An ideal A/D converter exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 12-bit resolution indicates that all 4096 codes, respectively, must be present over all operating ranges.

OFFSET ERROR

The major carry transition should occur for an analog value 1/2 LSB below VINA = VINB. Zero error is defined as the deviation of the actual transition from that point.

GAIN ERROR

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

TEMPERATURE DRIFT

The temperature drift for zero error and gain error specifies the maximum change from the initial (25°C) value to the value at T_{MIN} or T_{MAX} .

POWER SUPPLY REJECTION

The specification shows the maximum change in full scale from the value with the supply at the minimum limit to the value with the supply at its maximum limit.

APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples and can be manifested as noise on the input to the A/D converter.

APERTURE DELAY

Aperture delay is a measure of the sample-and-hold amplifier (SHA) performance and is measured from the rising edge of the clock input to when the input signal is held for conversion.

SIGNAL-TO-NOISE AND DISTORTION (S/N+D, SINAD) RATIO

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

EFFECTIVE NUMBER OF BITS (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = (SINAD - 1.76) / 6.02$$

it is possible to obtain a measure of performance expressed as N, the effective number of bits.

Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

SPURIOUS FREE DYNAMIC RANGE (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

CLOCK PULSEWIDTH AND DUTY CYCLE

Pulsewidth high is the minimum amount of time that the clock pulse should be left in the logic "1" state to achieve rated performance: pulsewidth low is the minimum time the clock pulse should be left in the low state. At a given clock rate, these specifications define an acceptable clock duty cycle.

MINIMUM CONVERSION RATE

The clock rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

MAXIMUM CONVERSION RATE

The clock rate at which parametric testing is performed.

OUTPUT PROPAGATION DELAY

The delay between the clock logic threshold and the time when all bits are within valid logic levels.

TWO-TONE SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. May be reported in dBc (i.e., degrades as signal levels are lowered) or in dBFS (always related back to converter full scale).

OUT-OF-RANGE RECOVERY TIME

Out-of-range recovery time is the time it takes for the A/D converter to reacquire the analog input after a transient from 10% above positive full scale to 10% above negative full scale, or from 10% below negative full scale to 10% below positive full scale.

AD9215

APPLYING THE AD9215 THEORY OF OPERATION

The AD9215 architecture consists of a front-end Sample and Hold Amplifier (SHA) followed by a pipelined switched capacitor A/D converter. The pipelined A/D converter is divided into two sections, consisting of seven 1.5-bit stages and a final 3-bit flash. Each stage provides sufficient overlap to correct for flash errors in the preceding stages. The quantized outputs from each stage are combined into a final 10-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample while the remaining stages operate on preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash A/D connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each one of the stages to facilitate digital correction of flash errors. The last stage simply consists of a flash A/D.

The input stage contains a differential SHA that can be configured as ac- or dc-coupled in differential or single-ended modes. The output-staging block aligns the data, carries out the error correction and passes the data to the output buffers. The output buffers are powered from a separate supply allowing adjustment of the output voltage swing. During power-down the output buffers go into a high impedance state.

ANALOG INPUT

The analog input to the AD9215 is a differential switched capacitor SHA that has been designed for optimum performance while processing a differential input signal. The SHA input can support a wide common-mode range and maintain excellent performance, as shown in Figure 7. An input common-mode voltage of midsupply will minimize signal-dependant errors and provide optimum performance.

Referring to Figure 6, the clock signal alternatively switches the SHA between sample mode and hold mode. When the SHA is switched into sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor in series with each input can help reduce the peak transient current required from the output stage of the driving source. Also, a small shunt capacitor can be placed across the inputs to provide dynamic charging currents. This passive network will create a low-pass filter at the A/D's input; therefore, the precise values are dependant upon the application. In IF undersampling applications, any shunt capacitors should be removed. In combination with the driving source impedance they would limit the input bandwidth.

For best dynamic performance, the source impedances driving VIN+ and VIN- should be matched such that common-mode settling errors are symmetrical. These errors will be reduced by the common-mode rejection of the A/D.




Figure 6. Switched-Capacitor SHA Input

An internal differential reference buffer creates positive and negative reference voltages, REFT and REFB, respectively, that define the span of the A/D core. The output common mode of the reference buffer is set to midsupply, and the REFT and REFB voltages and span are defined as follows:

$$REFT = 1/2 (AVDD + VREF),$$

 $REFB = 1/2 (AVDD - VREF)'$
 $Span = 2 \times (REFT - REFB) = 2 \times VREF$

It can be seen from the equations above that the *REFT* and *REFB* voltages are symmetrical about the midsupply voltage and, by definition, the input span is twice the value of the VREF voltage.




Figure 7. AD9215-105: SNR, THD vs. Common-Mode Level

The internal voltage reference can be pin-strapped to fixed values of 0.5 V or 1.0 V, or adjusted within the same range as discussed in the Internal Reference Connection section. Maximum SNR performance will be achieved with the AD9215 set to the largest input span of 2 V p-p. The relative SNR degradation will be 3 dB when changing from 2 V p-p mode to 1 V p-p mode.

The SHA may be driven from a source that keeps the signal peaks within the allowable range for the selected reference volt-

-8- REV. PrA

age. The minimum and maximum common-mode input levels are defined as follows:

 $VCM_{MIN} = VREF/2,$

 $VCM_{MAX} = (AVDD + VREF)/2.$

The minimum common-mode input level allows the AD9215 to accommodate ground-referenced inputs.

Although optimum performance is achieved with a differential input, a single-ended source may be driven into VIN+ or VIN-. In this configuration, one input will accept the signal, while the opposite input should be set to midscale by connecting it to an appropriate reference. For example, a 2 V p-p signal may be applied to VIN+ while a 1 V reference is applied to VIN-. The AD9215 will then accept a signal varying between 2 V and 0 V. In the single-ended configuration, distortion performance may degrade significantly as compared to the differential case. However, the effect will be less noticeable at lower input frequencies.

DIFFERENTIAL INPUT CONFIGURATIONS

As previously detailed, optimum performance will be achieved while driving the AD9215 in a differential input configuration. For baseband applications, the AD8138 Differential Driver provides excellent performance and a flexible interface to the A/D converter. The output common-mode voltage of the AD8138 is easily set to AVDD/2, and the driver can be configured in a Sallen Key filter topology to provide band limiting of the input signal.




Figure 8. Differential Input Configuration Using the AD8138

At input frequencies in the second Nyquist zone and above, the performance of most amplifiers will not be adequate to achieve the true performance of the AD9215. This is especially true in IF undersampling applications where frequencies in the 70 MHz to 200 MHz range are being sampled. For these applications, differential transformer coupling is the recommended input configuration, as shown in Figure 9.




Figure 9. Differential Transformer-Coupled Configuration

The signal characteristics must be considered when selecting a transformer. Most RF transformers will saturate at frequencies

below a few MHz, and excessive signal power can also cause core saturation, which leads to distortion.

SINGLE-ENDED INPUT CONFIGURATION

A single-ended input may provide adequate performance in cost-sensitive applications. In this configuration there will be a degradation in SFDR and distortion performance due to the large input common-mode swing. However, if the source impedances on each input are kept matched, there should be little effect on SNR performance. Figure 10 details a typical single-ended input configuration.




Figure 10. Single-Ended Input Configuration

CLOCK INPUT AND CONSIDERATIONS

Typical high-speed A/D converters use both clock edges to generate a variety of internal timing signals, and as a result may be sensitive to clock duty cycle. Commonly a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD9215 contains a clock duty cycle stabilizer that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD9215. As shown in TPC 20, noise and distortion performance are nearly flat over a 30% range of duty cycle.

The duty cycle stabilizer uses a delay-locked loop (DLL) to create the nonsampling edge. As a result, any changes to the sampling frequency will require approximately 100 clock cycles to allow the DLL to acquire and lock to the new rate.

High-speed, high-resolution A/Ds are sensitive to the quality of the clock input. The degradation in SNR at a given full-scale input frequency (f_{INPUT}) due only to aperture jitter (t_{A}) can be calculated with the following equation:

SNR degradation =
$$20 \times \log 10 \left[1/2 \times \pi \times f_{INPUT} \times t_A \right]$$

In the equation, the rms aperture jitter, t_A , represents the rootsum square of all jitter sources, which include the clock input, analog input signal, and A/D aperture jitter specification. Undersampling applications are particularly sensitive to jitter.

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9215. Power supplies for clock drivers should be separated from the A/D output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step.

Table I. Reference SENSE Operation

External SENSE Connection	Internal Op Amp Configuration	Selected Mode	Resulting VREF (V)	Resulting Differential Span (V p-p)
AVDD VREF	N/A Voltage Follower (G = 1)	Externally Supplied Reference Internal 0.5 V Reference	N/A 0.5	2 × External Reference 1.0
External Divider AGND to 0.2 V	Noninverting (1 < G < 2) Internal Divider	Programmed Variable Reference	$0.5 \times (1 + R2/R1)$ 1.0	

POWER DISSIPATION AND STANDBY MODE

As shown in Figure 11, the power dissipated by the AD9215 is proportional to its sample rate. The digital power dissipation does not vary substantially between the three speed grades, because it is determined primarily by the strength of the digital drivers and the load on each output bit. The maximum DRVDD current can be calculated as:

$$I_{DRVDD} = V_{DRVDD} \times C_{LOAD} \times f_{CLOCK} \times N$$

where N is the number of output bits, 10 in the case of the AD9215. This maximum current is for the condition of every output bit switching on every clock cycle, which can only occur for a full scale square wave at the Nyquist frequency, $f_{\rm CLOCK}$ /2. In practice, the DRVDD current will be established by the average number of output bits switching, which will be determined by the encode rate and the characteristics of the analog input signal.




Figure 11. Total Power vs. Sample Rate with $f_{IN} = 10 \text{ MHz}$

Digital power consumption can be minimized by reducing the capacitive load presented to the output drivers. The data in Figure 11 was taken with a TBD pF load on each output driver.

The analog circuitry is optimally biased so that each speed grade provides excellent performance while affording reduced power consumption. Each speed grade dissipates a baseline power at low sample rates that increases linearly with the clock frequency.

By asserting the PDWN pin high, the AD9215 is placed in standby mode. In this state the A/D will typically dissipate 1 mW if the CLOCK and analog inputs are static. During standby the output drivers are placed in a high impedance state. Reasserting the PDWN pin low returns the AD9215 into its normal operational mode.

Low power dissipation in standby mode is achieved by shutting down the reference, reference buffer and biasing networks. The decoupling capacitors on REFT and REFB are discharged when entering standby mode, and then must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in standby mode, and shorter standby cycles will result in proportionally shorter wake-up times. With the recommended 0.1 μF and 10 μF decoupling capacitors on REFT and REFB, it takes approximately one second to fully discharge the reference buffer decoupling capacitors, and 5 ms to restore full operation.

DIGITAL OUTPUTS

The AD9215 output drivers can be configured to interface with 2.5 V or 3.3 V logic families by matching DRVDD to the digital supply of the interfaced logic. The output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause current glitches on the supplies that may affect converter performance. Applications requiring the ADC to drive large capacitive loads or large fan-outs may require external buffers or latches.

As detailed in Table III, the data format can be selected for either offset binary or two's complement.

Table II. AD9215 Digital Output Coding

Code	VIN+ - VIN- Input Span = 2Vp-p (V)	VIN+ - VIN- Input Span = 1Vp-p (V)	Digital Output Offset Binary (D9•••••D0)	Digital Output Two's Compliment (D9*****D0)
1023	1.000	0.500	11 1111 1111	01 1111 1111
512	0	0	10 0000 0000	00 0000 0000
511	-0.00195	-0.000978	01 1111 1111	11 1111 1111
0	-1.00	-0.5000	00 0000 0000	10 0000 0000

TIMING

The AD9215 provides latched data outputs with a pipeline delay of five clock cycles. Data outputs are available one propagation delay ($t_{\rm OD}$) after the rising edge of the clock signal. Refer to Figure 1 for a detailed timing diagram.

The length of the output data lines and loads placed on them should be minimized to reduce transients within the AD9215; these transients can detract from the converter's dynamic performance.

The lowest typical conversion rate of the AD9215 is 1 MSPS. At clock rates below 1 MSPS, dynamic performance may degrade.

VOLTAGE REFERENCE

A stable and accurate 0.5 V voltage reference is built into the AD9215. The input range can be adjusted by varying the reference voltage applied to the AD9215, using either the internal reference or an externally applied reference voltage. The input span of the A/D tracks reference voltage changes linearly.

INTERNAL REFERENCE CONNECTION

A comparator within the AD9215 detects the potential at the SENSE pin and configures the reference into four possible states, which are summarized in Table I. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 12), setting VREF to 1 V. Connecting the SENSE pin to the VREF pin switches the amplifier output to the SENSE pin, configuring the internal op amp circuit as a voltage follower and providing a 0.5 V reference output. If an external resistor divider is connected as shown in Figure 13, the switch will again be set to the SENSE pin. This will put the reference amplifier in a noninverting mode with the VREF output defined as follows:

$$VREF = 0.5 \times (1 + R2 / R1)$$




Figure 12. Internal Reference Configuration

In all reference configurations, REFT and REFB drive the A/D conversion core and establish its input span. The input range of the A/D always equals twice the voltage at the reference pin for either an internal or an external reference.




Figure 13. Programmable Reference Configuration

EXTERNAL REFERENCE OPERATION

The use of an external reference may be necessary to enhance the gain accuracy of the A/D or improve thermal drift characteristics. When multiple A/Ds track one another, a single reference (internal or external) may be necessary to reduce gain matching errors to an acceptable level. A high precision external reference may also be selected to provide lower gain and offset temperature drift. Figure 14 shows the typical drift characteristics of the internal reference in both 1 V and 0.5 V modes.




Figure 14. Typical VREF Drift

When the SENSE pin is tied to AVDD, the internal reference will be disabled, allowing the use of an external reference. An internal reference buffer will load the external reference with an equivalent 7 k Ω load. The internal buffer will still generate the positive and negative full-scale references, REFT and REFB, for the A/D core. The input span will always be twice the value of the reference voltage; therefore, the external reference must be limited to a maximum of 1 V.

If the internal reference of the AD9215 is used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered. Figure 15 depicts how the internal reference voltage is affected by loading.

AD9215




Figure 15. VREF Accuracy vs. Load

OPERATIONAL MODE SELECTION

As discussed earlier, the AD9215 can output data in either offset binary or two's complement format. There is also a provision for enabling or disabling the Clock Duty Cycle Stabilizer (DCS). The MODE pin is a multilevel input that controls the data format and DCS state. The input threshold values and corresponding mode selections are outlined below.

Table III. Mode Selection

MODE	Data	Duty Cycle
Voltage	Format	Stabilizer
AVDD	Two's Complement	Disabled
2/3 AVDD	Two's Complement	Enabled
1/3 AVDD	Offset Binary	Enabled
AGND (Default)	Offset Binary	Disabled

The MODE pin is internally pulled down to AGND by a 20 $\mbox{k}\Omega$ resistor.

EVALUATION BOARD

The AD9215 evaluation board provides all of the support circuitry required to operate the A/D in its various modes and configurations. The converter can be driven differentially, through an AD8138 driver or a transformer, or single-ended. Separate power pins are provided to isolate the DUT from the support circuitry. Each input configuration can be selected by proper connection of various jumpers (refer to the schematics). Figure 16 shows the typical bench characterization setup used to evaluate the ac performance of the AD9215. It is critical that signal sources with very low phase noise (< 1 picosecond rms jitter) be used to realize the ultimate performance of the converter. Proper filtering of the input signal, to remove harmonics and lower the integrated noise at the input, is also necessary to achieve the specified noise performance.

Complete schematics and layout plots follow, which demonstrate the proper routing and grounding techniques that should be applied at the system level.






Figure 16. Evaluation Board Connections

-12- REV. PrA

28-Lead TSSOP (RU-28)



32-Lead Lead Frame Chip Scale Package (LFCSP) (CP-32)



REV. PrA –13–