ADVANCE INFORMATION

June 2004

National Semiconductor

LM2501 Mobile Pixel Link (MPL) Camera Interface Serializer and Deserializer

General Description

The LM2501 device is a Serializer/Deserializer that adapts existing video busses to Mobile Pixel Link (MPL). MPL is intended to replace wide LVCMOS video interfaces inside portable electronics equipment benefiting their cost, size, EMI and power consumption.

By using the LM2501 SERDES chipset, the interconnect is reduced from 12 active signals to only 3 active signals providing a 75% reduction. This eases interconect and flex design, size and cost.

Contained in a 24 lead Ultra Thin CSP Package, the Serializer resides beside the video source (camera) and translates the parallel bus from LVCMOS levels to serial MPL levels for transmission over a flex cable to the Deserializer located by the respective destination Video Input Port.

An extra clock transport is provided to deliver a clock signal to the target. For example, from the main board to the flip board where the camera module is located. Transmission of the clock also benefits from MPL's low power transmission and low EMI.

The Power_Down (PD*) input controls the power state of the MPL interface. When PD* is asserted, the MD, MC and WC signals are powered down to save current and reduce power dissipation.

Typical Application Diagram

Features

- 160 Mbps Raw Throughput
- MPL-0 Meets MPL Physical Layer Specification
- Configurable as a Serializer or Deserializer
- Complete LVCMOS to MPL Translation
- Serializes 8-bit Camera Interface
 8-bit color data
- plus VSYNC and HSYNC bits
- Link power down mode reduces quiescent power under ~ 10 μA (actual TBD)
- 1.7V-3.1V and 2.9-3.1V Supply Voltage
- Interfaces to 1.8V–3.0V Logic
- Offered in a small 24L UCSP Package
 - 3.5 mm X 4.5 mm
 - 0.6 mm Max Height

System Benefits

- Reduced Wire Interface
- Low Power
- Low EMI
- Extra Clock Transport
- Intrinsic Level Translation



Ordering Information

NSID	Package Type	Package ID
LM2501SL	24-Lead Ultra Thin CSP 3.5 X 4.5 X 0.6 mm	SLE24A

I2C® is a registered trademark of Phillips Corporation.

© 2004 National Semiconductor Corporation DS200916

Mode[1:0] = 01'b 19.2 MHz

V_{DDIO}

VCL Kol

PCI K

Camera

ntrol 8

20091601



~
2
Ñ
QI
0
_

Pin Des	scriptior	า	
Pin Name	No. of Pins	l/O, Type	Description
MPL SERIAL	BUS PINS		
MD	1	IO, MPL	MPL Data line. Serializer is a Line Driver. Deserializer is a Receiver. Configured by the Mode[1:0] pins.
MC	1	IO, MPL	MPL Clock line. Serializer is a Line Driver. Deserializer is a Receiver. Configured by the Mode[1:0] pins.
MG	1	Ground	See VSSA below.
CONFIGURA	TION/PARAI	LEL BUS PINS	
Mode[1:0]	2	I, LVCMOS	Mode Configuration Input pins: Mode[1:0], NOTE - Applies to REV F/G Samples only. 00 : Deserializer 01 : Serializer with PD* input 10 : Reserved 11 : Reserved
PD*	1	I, LVCMOS	Power_Down. Input pin. Active Low. When PD* is Low the device is in the sleep state.
D0-D7	8	IO, LVCMOS	8-bit Bi-directional Data Bus – Serializer Input, Deserializer Output
VS	1	IO, LVCMOS	VSYNC – Serializer Input, Deserializer Output
HS	1	IO, LVCMOS	HSYNC – Serializer Input, Deserializer Output
PCLK	1	IO, LVCMOS	Pixel Clock. Serializer Input, Deserializer Output
WHISPER CL	_OCK		
WCLKIO	1	IO, LVCMOS	Extra Clock Input for WhisperClock Link – Deserializer Input. Serializer Output.
WC	1	IO, MPL	Extra WhisperClock MPL signal – Serializer is an MPL input signal, Deserializer is an MPL output signal.
POWER/GRC	OUND PINS		
V _{DDA}	1	Power	Power Supply Pin for the MPL Interface. 3.0V ± 3%
V _{SSA}	1	Ground	Ground Pin for the MPL Interface, also known as MG (MPL Ground)
V_{DD}	1	Power	Power Supply Pin for the digital core and Serializer PLL. 3.0V \pm 3%
V _{SS}	1	Ground	Ground Pin for the digital core and Serializer PLL.
V _{DDIO}	1	Power	Power Supply Pin for the parallel interface. 1.7V to 3.1V
V _{SSIO}	1	Ground	Ground Pin for the parallel interface.
Notes:			

I = Input, O = Output, IO = Input/Output Do NOT float unused inputs.

ES Revision notes

Rev D/E	Sampled on MPL200EVK	Use prior datasheet edition
Rev F	S/D* and TM pins changed to Mode[1:0]	Use this datasheet edition
Rev G	MPL RX enhancements	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{DDA})	-0.3V to +TBDV
Supply Voltage (V _{DD})	–0.3V to +TBDV
Supply Voltage (V _{DDIO})	–0.3V to +TBDV
LVCMOS Input/Output Voltage	–0.3V to (V _{DDIO}
	+0.3V)
MPL Input/Output Voltage	TBD
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Lead Temperature Soldering,	
4 Seconds	+260°C
ESD Ratings:	
HBM, 1.5 kΩ, 100pF	≥±2 kV

EIAJ, 0Ω, 200 pF	≥±200V
Maximum Package Power Dissipation	Capacity at 25°C
24L UCSP Package	TBD W
Derate TBD Package above 25°C	TBD mW/°C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage				
V_{DDA} to V_{SSA} and				
V_{DD} to V_{SS}	2.9	3.0	3.1	V
V_{DDIO} to V_{SSIO}	1.7		3.1	V
PLK Clock Frequency	4		16	MHz
WC Clock Frequency	4		28	MHz
Ambient Temperature	0	25	70	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Units
MPL	L	L		11		1 1	
I _{OLL}	Logic Low Current			4.8 I _B	5.0 l _B	5.3 I _B	μA
I _{OMS}	Mid Scale Current				3.0 I _B		μA
I _{OHL}	Logic High Current			0.8 l _B	1.0 I _B	1.2 I _B	μA
I _B	Current Bias				150		μA
LVCMOS (1.7V to 3.1V)						
V _{IH}	Input Voltage High Level			0.7 V _{DDIO}		V _{DDIO} +0.3	V
V _{IL}	Input Voltage Low Level			-0.3		0.3 V _{DDIO}	V
I _{IN}	Input Current (includes I _{OZ})			-5	0	+5	μA
I _{IH}	Input Current High Level			-1	0	+1	μA
I _{IL}	Input Current Low Level			-1	0	+1	μA
V _{OH}	Output Voltage High Level	I _{OH} = -2 mA		0.8 V _{DDIO}			V
V _{OL}	Output Voltage Low Level	I _{OL} = 2 mA				0.2 V _{DDIO}	V
I _{OS}	Output Short Circuit Current	V _{OUT} = 0V			TBD		mA
SUPPLY C	URRENT						
I _{cc}	Total Supply Current—Enabled	PCLK = 16MHz WC = 28MHz	Serializer		TBD	TBD	μA
		pattern $C_L = 15 \text{ pF}$	Deserializer		TBD	TBD	μA
I _{ccz}	Supply Current—Disable	Power_Down Mode	PD* = L		1	10	μA
			PD* = L		1	10	μA
						•	

Symbol	Parameter	С	onditions	Min	Тур	Max	Units
PARALLEL	BUS TIMING	•			•		
t _{SET}	Set Time - Data to Clock	Inputs	Figure 2	TBD			ns
t _{HOLD}	Hold Time - Clock to Data	1		TBD			ns
t _{RISE}	Rise Time	Outputs,					ns
t _{FALL}	Fall Time	$C_L = 15 \text{ pF}$					ns
PC _{LOW}	PCLK Low	1			50		%
PC _{HIGH}	PCLK High	1			50		%
t _{DVBC}	Data Valid before Clock	1	Figure 2	TBD			ns
t _{DVAC}	Data Valid after Clock	1		TBD			ns
SERIAL BU	JS TIMING		•		•		
t _{DVBC}		Figure 1					
t _{DVAC}		1					
POWER U	P TIMING (see Figures 5, 6)	•			•		
t ₁	WC Start Up Delay	Figure 5			100		WC _{CYC}
t ₂	WC Low Initialization Low State	Planned Rev G double WC cyc	ES test Chip will counts on T_1 to T_4	11	12	13	WC _{CYC}
t _a	WC Pulse Width High	(SER) paramete	ers to support higher	11	12	13	WCCYC
t,	WC Low State	WC rates.		11	12	13	WCcvc
t ₅	WC _{IN} to WC _{OUT} Latency (SER)	-		6	7	8	WC _{CYC}
t ₆	TBD	1			9		WC _{CYC}
t ₇	SER PLL Lock Time	Figure 6			4,096		MC _{CYC}
t ₈	MC Low Initialization Low State			11	12	13	MC _{CYC}
t ₉	MC Pulse Width High	-		11	12	13	MC _{CYC}
t ₁₀	MC Low State	1		11	12	13	MC _{CYC}
t ₁₁	SER Latency				TBD		MC _{CYC}
t ₁₂	DES Latency	1			TBD		MC _{CYC}
POWER O	FF TIMING	•					
t _{PAZ}	Disable Time to Power Off						μs
t _{PZA}	Enable Time from Power						μs

Input Timing Requirements

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2)

			· · · ·	,		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
REFEREN	CE CLOCK (WCLK _{IN})					
f _{wc}	Clock Frequency		4		28	MHz
WC _{DC}	Clock Duty Cycle		45	50	55	%
t _T	Clock Transition Times		1		6	20
	(Rise or Fall, 10%-90%)					115
PIXEL CLO	DCK (PCLK)					
f _{PCLK}	Clock Frequency		4		16	MHz
t _{CP}	Clock Period		62.5		250	ns
CLK _{DC}	Clock Duty Cycle		45	50	55	%
t _T	Clock transition Time		1		6	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for $V_{DD} = V_{DDA} = 3.0V$ and $V_{DDIO} = 2.7V$ and $T_A = 25^{\circ}C$.

Note 3: Current into a device pin is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to Ground unless otherwise specified.

Timing Diagrams







Application Information

Typical application connections for the LM2501 are shown below.



Functional Description

SERIAL BUS OPERATION

Bus Overview

The MPL bus is a simple 2-signal line interface that is intended to replace wide low voltage CMOS video busses inside handheld portable devices. The MPL physical layer is purpose-built for an extremely low power and low EMI data transmission while requiring the fewest number of signal lines. No external line components are required, as termination is provided internal to the MPL receiver. The MPL interface is designed to be used with common 50 Ω lines using standard materials and connectors. Lines may be microstrip or stripline construction. Total length of the interconnect is expected to be less than 0.3 meters. This device is meets the requirements of the MPL-0 Standard (PHY Layer only).

SERIAL BUS TIMING

Data valid is relative to both edges as shown in *Figure 4*. Data valid is specified as: Data Valid before Clock, Data Valid after Clock, (Note relative to both edges).



FIGURE 4. Master-to-Slave Timing (MC, MDm)

SERIAL BUS PHASES

There are three bus phases on the MPL serial bus. These are determined by the state of the MC and MD lines. Two of the bus phases have options. The MPL bus phases are shown in *Table 1*.

TABLE 1. MPL Bus Phases

Name		WC State	MC State	MD State	Phase Description	Pre-Phase	Post-Phase
OFF (O)		0	0	0	Bus is Powered-Off	na	I (WC)
Initialization (I)	WC	A	0	0	WC Start Up	0	I (MC)
	MC/MD	A	A	0	MPL Start Up	I (WC)	A
Active (A)		A	A	Х	Data Out (Write)	I (MC)	A or O

Notes on Line State: 0 = no current (off), L = Logic Low, H = Logic High, X = Low or High, A - Active Clock

Functional Description (Continued)

SERIAL BUS POWER-UP

In the sleep state, WC, MC and MD are turned off with zero current flowing. Both devices need to be enabled by assert-

ing their PD* inputs. The DES will then initialize the SER via the WC signal as shown in*Figure 5*. The DES waits 7 WC cycles before its WCLK_{out} is active. Note, there is no phase or frequency relationship between WC and MC.

Link Off Bus Power-Up / Initialization WC active Phase н PD*-in (DES) WCLKIO-in (DES) t4 À WC-out (DES) / WC-in (SER) (B) ο н PD*-in (SER) L t₅ t₆ н WCLKIO-out (SER) н PCLK-in (SER) ī 20091603

FIGURE 5. Bus Power Up Timing-WC

LM2501

Functional Description (Continued)





In *Figure 6*, the Serializer timing is shown. For the part to establish lock, WCLKIO(out) must be active, and a valid PCLK applied. After lock is obtained, the MC and MD lines are initialized and then active transmission occurs. *Table Switching Characteristics* lists the timing parameters of *Figures 5, 6*.

SERIAL BUS POWER-OFF

In the power-off state, WC, MD and MC are turned off with zero current flowing. This is considered the Sleep state (Power-off) and the transition off may occur after the last data bit time or at any time afterwards from an Idle phase as shown in *Figure 7*.



FIGURE 7. Bus Power Down Timing

Functional Description (Continued)

CAMERA INTERFACE

The Camera Interface provides serialization of color and control bits. The interface provides data transport in a single direction. Byte alignment is provided by the intrinsic first rising edge of the MC line. PCLK is required and must be **free-running**. Data may be raw Bayer or BT656 color information. Data is strobed on the **rising-edge** on the input to the Serializer. Data is sent LSB first (D0).

MPL provides the data transport path, control of the Camera device is provided by an ${\rm I}^2{\rm C}$ control bus.



Features and Operation

POWER DOWN/OFF

The device may be powered by its PD* pin. A Low on this pin will power down the entire device.

Mode	Pin	Туре	Output State in Power Down
SER	WCLKIO	LVCMOS	LOW
SER	MC	MPL	OFF
SER	MD	MPL	OFF
DES	D[0:7]	LVCMOS	LOW
DES	V, H	LVCMOS	LOW
DES	PCLK	LVCMOS	LOW
DES	WC	MPL	OFF

TABLE 2. Power Down Output States

UN-USED/OPEN INPUTS

Un-used control/inputs pins must be driven to their appropriate logic states to set up the desired operating modes.

UN-USED OUTPUTS

Unused outputs should be left open to minimize power dissipation.

POWERING UP

The LM2501 should be powered up with all power supplies at the same time, alternately VDDIO may lag VDD and VDDA. Do not power up with VDDIO before VDD and VDDA.

PHASE-LOCKED LOOP

When the device is configured as a Serializer, a PLL is provided to generate the serial link clock. The Phase-locked loop system generates the serial data clock at five times the input clock. The PLL operates with an input clock between 4 MHz and 16 MHz. The Deserializer does not utilize the PLL and its PLL is powered down.

RESET

PD* should be held Low until the power supply has powered up and is stable. The PD* should then be de-asserted to generate a RESET and start up. Stopping the WCLKIO or the PCLK will not RESET the part. A power cycle or PD* cycle is requested to generate a RESET event.

SERIALIZER/DESERIALIZER SELECTION

The Mode[1:0] pins are used to configure the device as either a Serializer or Deserializer and other configuration options.

WHISPERCLOCK

An additional clock signal is sent from the Deserializer to the Serializer. This can be used to pass a clock reference (4 MHz to 28 MHz) up to the Camera device from the host. This link is independent of the Serial data path (opposite direction). See also *Figure 5*. The SER can only start up, if the WCLKIO(ser-out) has been active.



Features and Operation (Continued)

When the Deserializer's PD* signal is de-asserted, the WC output will power up and initialize the serializer and start transmitting the clock reference. Once the Serializer received the clock, it waits seven cycles, and then outputs the

clock signal. Seven cycles later, the Serializer's PLL will begin to lock if PCLK is present.

When the Deserializer's PD^* signal is asserted, the WC signal is turned off.

PD*(D) WCLKin WCLKout WCLKOUT

FIGURE 11. Active to Sleep

MISC. Definitions:

Bus States:

- Logic Low 5Idata flowing from the Receiver to the Driver Logic High — Idata flowing from the Receiver to the Driver
- Power Off No Current flowing in the interconnect

Signals & Nomenclature:

- MD = MPL Data Signal, subscript denotes source, m = master, s = slave
- MC = MPL Clock Signal
- WC = MPL WhisperClock Signal
- * = Active Low Signal

Downloaded from Elcodis.com electronic components distributor



- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.