

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage
$\pm 50 \mathrm{~V}$ or +100 V
Input Voltage
Supply Voltage less 5V
Shutdown Current (Pin 14)

$$
1 \mathrm{~mA}
$$

| Package Dissipation (Note 1) | 1.39 W |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Lead Temp. (Soldering, 10 sec.$)$ | $260^{\circ} \mathrm{C}$ |
| Thermal Resistance |  |
| $\theta_{\mathrm{JC}}$ | $20^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ | $63^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (The following are for $\mathrm{V}^{+}=90 \% \mathrm{~V}^{+}{ }_{\text {MAx }}$ and $\mathrm{V}^{-}=90 \% \mathrm{~V}^{-}{ }_{\text {MAX }}$.)

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current LM391N-100 | Current in Pin 15 $\mathrm{V}_{\mathrm{IN}}=0$ |  | 5 | 6 | mA |
| Output Swing | Positive Negative | $\begin{aligned} & V^{+}-7 \\ & V^{-}+7 \end{aligned}$ | $\begin{aligned} & V^{+}-5 \\ & V^{-}+5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Drive Current | Source (Pin 8) <br> Sink (Pin 5) | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Noise ( $20 \mathrm{~Hz}-20 \mathrm{kHz}$ ) | Input Referred |  | 3 |  | $\mu \mathrm{V}$ |
| Supply Rejection | Input Referred | 70 | 90 |  | dB |
| Total Harmonic Distortion | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=20 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.10 \end{aligned}$ | 0.25 | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| Intermodulation Distortion | $60 \mathrm{~Hz}, 7 \mathrm{kHz}, 4: 1$ |  | 0.01 |  | \% |
| Open Loop Gain | $\mathrm{f}=1 \mathrm{kHz}$ | 1000 | 5500 |  | V/V |
| Input Bias Current |  |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
| Input Offset Voltage |  |  | 5 | 20 | mV |
| Positive Current Limit $\mathrm{V}_{\text {BE }}$ | Pin 10-9 |  | 650 |  | mV |
| Negative Current Limit $\mathrm{V}_{\text {BE }}$ | Pin 9-13 |  | 650 |  | mV |
| Positive Current Limit Bias Current | Pin 10 |  | 10 | 100 | $\mu \mathrm{A}$ |
| Negative Current Limit Bias Current | Pin 13 |  | 10 | 100 | $\mu \mathrm{A}$ |

Pin 14 Current Comments
Minimum pin 14 current required for shutdown is 0.5 mA , and must not exceed 1 mA .
Maximum pin 14 current for amplifier not shut down is 0.05 mA .
The typical shutdown switch point current is 0.2 mA .
Note 1: For operation in ambient temperatures above $25^{\circ} \mathrm{C}$, the device must be derated based on a $150^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $90^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient.

## Typical Applications



FIGURE 1. LM391 with External Components-Protection Circuitry Not Shown

## Typical Performance Characteristics



## Pin Descriptions

| Pin No. | Pin Name | Comments |
| :---: | :--- | :--- |
| 1 | + Input | Audio input |
| 2 | - Input | Feedback input |
| 3 | Compensation | Sets the dominant pole |
| 4 | Ripple Filter | Improves negative supply rejection |
| 5 | Sink Output | Drives output devices and is emitter of AB bias $V_{B E}$ multiplier |
| 6 | BIAS | Base of $V_{B E}$ multiplier |
| 7 | BIAS | Collector of $V_{B E}$ multiplier |
| 8 | Source Output | Drives output devices |
| 9 | Output Sense | Biases the IC and is used in protection circuits |
| 10 | +Current Limit | Base of positive side protection circuit transistor |
| 11 | +SOA Diode | Diode used for dual slope SOA protection |
| 12 | - SOA Diode | Diode used for dual slope SOA protection |
| 13 | - Current Limit | Base of negative side protection circuit transistor |
| 14 | Shutdown | Shuts off amplifier when current is pulled out of pin |
| 15 | $\mathrm{~V}+$ | Positive supply |
| 16 | $\mathrm{~V}-$ | Negative supply |

External Components (Figure 1)

| Component | Typical Value | Comments |
| :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | $1 \mu \mathrm{~F}$ | Input coupling capacitor sets a low frequency pole with $\mathrm{R}_{\mathrm{IN}}$. $\mathrm{f}_{\mathrm{L}}=\frac{1}{2 \pi \mathrm{R}_{\mathrm{IN} \mathrm{C}_{\mathrm{IN}}}}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | 100k | Sets input impedance and DC bias to input. |
| $\mathrm{R}_{\mathrm{f}_{2}}$ | 100k | Feedback resistor; for minimum offset voltage at the output this should be equal to $\mathrm{R}_{I N}$. |
| $\mathrm{R}_{\mathrm{f}_{1}}$ | 5.1 k | Feedback resistor that works with $\mathrm{R}_{\mathrm{f}_{2}}$ to set the voltage gain. $A_{V}=1+\frac{R_{f_{2}}}{R_{f_{1}}}$ |
| $\mathrm{C}_{\mathrm{f}}$ | $10 \mu \mathrm{~F}$ | Feedback capacitor. This reduces the gain to unity at DC for minimum offset voltage at the output. Also sets a low frequency pole with $\mathrm{R}_{\mathrm{f}_{1}}$. $f_{L}=\frac{1}{2 \pi R_{f_{1}} C_{f}}$ |
| $\mathrm{C}_{\mathrm{C}}$ | 5 pF | Compensation capacitor. Sets gain bandwidth product and a high frequency pole. $\text { GBW }=\frac{1}{2 \pi 5000 \mathrm{C}_{\mathrm{C}}}, f_{\mathrm{h}}=\frac{\mathrm{GBW}}{\mathrm{~A}_{V}}$ <br> Max $f_{h}$ for stable design $\approx 500 \mathrm{kHz}$. |
| $\mathrm{R}_{\text {A }}$ | 3.9k | $A B$ bias resistor. |
| $\mathrm{R}_{\mathrm{B}}$ | 10k | AB bias potentiometer. Adjust to set bias current in the output stage. |
| $\mathrm{C}_{\text {AB }}$ | $0.1 \mu \mathrm{~F}$ | Bypass capacitor for bias. This improves high frequency distortion and transient response. |
| $\mathrm{C}_{\mathrm{R}}$ | 5 pF | Ripple capacitor. This improves negative supply rejection at midband and high frequencies. $\mathrm{C}_{\mathrm{R}}$, if used, must equal $\mathrm{C}_{\mathrm{C}}$. |
| $\mathrm{R}_{\mathrm{eb}}$ | $100 \Omega$ | Bleed resistor. This removes stored charge in output transistors. |
| $\mathrm{R}_{\mathrm{O}}$ | $2.7 \Omega$ | Output compensation resistor. This resistor and $\mathrm{C}_{\mathrm{O}}$ compensate the output stage. This value will vary slightly for different output devices. |
| $\mathrm{Co}_{0}$ | $0.1 \mu \mathrm{~F}$ | Output compensation capacitor. This works with $\mathrm{R}_{\mathrm{O}}$ to form a zero that cancels $\mathrm{f}_{\beta}$ of the output power transistors. |
| $\mathrm{R}_{\mathrm{E}}$ | $0.3 \Omega$ | Emitter degeneration resistor. This resistor gives thermal stability to the output stage quiescent current. IRC PW5 type. |
| $\mathrm{R}_{\text {TH }}$ | 39k | Shutdown resistor. Sets the amount of current pulled out of pin 14 during shutdown. |
| $\mathrm{C}_{2}, \mathrm{C}^{\prime} 2$ | 1000 pF | Compensation capacitors for protection circuitry. |
| $\mathrm{X}_{\mathrm{L}}$ | $10 \Omega \\| 5 \mu \mathrm{H}$ | Used to isolate capacitive loads, usually 20 turns of wire wrapped around a $10 \Omega$, 2W resistor. |

## Application Hints

## GENERALIZED AUDIO POWER AMP DESIGN

## Givens: Power Output

Load Impedance
Input Sensitivity
Input Impedance
Bandwidth
The power output and load impedance determine the power supply requirements. Output signal swing and current are found from:

$$
\begin{gather*}
V_{\text {Opeak }}=\sqrt{2 R_{L} P_{O}}  \tag{1}\\
\mathrm{I}_{\text {Opeak }}=\sqrt{\frac{2 P_{O}}{R_{\mathrm{L}}}} \tag{2}
\end{gather*}
$$

Add 5 volts to the peak output swing ( $\mathrm{V}_{\mathrm{OP}}$ ) for transistor voltage to get the supplies, i.e., $\pm\left(\mathrm{V}_{\mathrm{OP}}+5 \mathrm{~V}\right)$ at a current of $\mathrm{I}_{\text {peak }}$. The regulation of the supply determines the unloaded voltage, usually about $15 \%$ higher. Supply voltage will also rise $10 \%$ during high line conditions.
max supplies $\approx \pm\left(\mathrm{V}_{\text {Opeak }}+5\right)(1+$ regulation) (1.1) (3)
The input sensitivity and output power specs determine the required gain.

$$
\begin{equation*}
A_{V} \geq \frac{\sqrt{P_{\mathrm{O}} R_{\mathrm{L}}}}{\mathrm{~V}_{\text {IN }}}=\frac{\mathrm{V}_{\mathrm{ORMS}}}{\mathrm{~V}_{\text {INRMS }}} \tag{4}
\end{equation*}
$$

Normally the gain is set between 20 and 200; for a 25 watt, 8 ohm amplifier this results in a sensitivity of 710 mV and 71 mV , respectively. The higher the gain, the higher the THD, as can be seen from the characteristics curves. Higher gain also results in more hum and noise at the output.

The desired input impedance is set by $\mathrm{R}_{\mathrm{IN}}$. Very high values can cause board layout problems and DC offsets at the output. The bandwidth requirements determine the size of $\mathrm{C}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{C}}$ as indicated in the external component listing.
The output transistors and drivers must have a breakdown voltage greater than the voltage determined by equation (3). The current gain of the drive and output device must be high enough to supply lopeak with 5 mA of drive from the LM391. The power transistors must be able to dissipate approximately $40 \%$ of the maximum output power; the drivers must dissipate this amount divided by the current gain of the outputs. See the output transistor selection guide, Table A.

To prevent thermal runaway of the $A B$ bias current the following equation must be valid:

$$
\begin{equation*}
\theta_{\mathrm{JA}} \leq \frac{\mathrm{R}_{\mathrm{E}}\left(\beta_{\mathrm{MIN}}+1\right)}{\mathrm{V}_{\mathrm{CEQMAX}}(\mathrm{~K})} \tag{5}
\end{equation*}
$$

where:
$\theta_{\mathrm{JA}}$ is the thermal resistance of the driver transistor, junction to ambient, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$.
$R_{E}$ is the emitter degeneration resistance in ohms.
$\beta_{\text {min }}$ is that of the output transistor.
$V_{\text {CEQMAX }}$ is the highest possible value of one supply from equation (3).
K is the temperature coefficient of the driver base-emitter voltage, typically $2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$.
Often the value of $R_{E}$ is to be determined and equation (5) is rearranged to be:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{E}} \geq \frac{\theta_{\mathrm{JA}}\left(\mathrm{~V}_{\mathrm{CEQMAX}}\right) \mathrm{K}}{\beta_{\mathrm{MIN}}+1} \tag{6}
\end{equation*}
$$

The maximum average power dissipation in each output transistor is:

$$
\begin{equation*}
\overline{P_{\mathrm{D}}} \mathrm{MAX}=0.4 \text { POMAX } \tag{7}
\end{equation*}
$$

The power dissipation in the driver transistor is:

$$
\begin{equation*}
{\overline{P_{\text {DRIVER }}(\mathrm{MAX})}}=\frac{\overline{\mathrm{P}_{\mathrm{DMAX}}}}{\beta_{\mathrm{MIN}}} \tag{8}
\end{equation*}
$$

Heat sink requirements are found using the following formulas:

$$
\begin{gather*}
\theta_{\mathrm{JA}} \leq \frac{\mathrm{T}_{\mathrm{JMAX}}-\mathrm{T}_{\mathrm{AMAX}}}{\mathrm{P}_{\mathrm{D}}}  \tag{9}\\
\theta_{\mathrm{SA}} \leq \theta_{\mathrm{JA}}-\theta_{\mathrm{JC}}-\theta_{\mathrm{CS}} \tag{10}
\end{gather*}
$$

where:
$\mathrm{T}_{\mathrm{jMAX}}$ is the maximum transistor junction temperature.
$\mathrm{T}_{\text {AMAX }}$ is the maximum ambient temperature.
$\theta_{\mathrm{JA}}$ is thermal resistance junction to ambient.
$\theta_{\mathrm{SA}}$ is thermal resistance sink to ambient.
$\theta_{\mathrm{JC}}$ is thermal resistance junction to case.
$\theta_{\text {CS }}$ is thermal resistance case to sink, typically $1^{\circ} \mathrm{C} / \mathrm{W}$ for most mountings.

## Application Hints (Continued) PROTECTION CIRCUITRY

The protection circuits of the LM391 are very flexible and should be tailored to the output transistor's safe operating area. The protection V-I characteristics, circuitry, and resistor formulas are described below. The diodes from the output to each supply prevent the output voltage from exceeding the supplies and harming the output transistors. The output will do this if the protection circuitry is activated while driving an inductive load.

## TURN-ON DELAY

It is often desirable to delay the turn-ON of the power amplifier. This is easily implemented by putting a resistor in series with a capacitor from pin 14 to ground. The value of the

Protection Circuitry with External Components

resistor is set to limit the current to less than 1 mA (the absolute maximum). This resistor with the capacitor gives a time constant of RC. The turn-ON delay is approximately 2 time constants.

## Example:

Amplifier with maximum supply of 30 V , like the $20 \mathrm{~W}, 8 \Omega$ example in the data sheet, requiring a delay of 1 second. Time delay $=2$ RC

$$
\mathrm{R}=\frac{\mathrm{Max} \mathrm{~V}^{+}}{1 \mathrm{~mA}}
$$

So:
$R=30 k$. Solving for $C$ gives $16.7 \mu \mathrm{~F}$. Use $\mathrm{C}=20 \mu \mathrm{~F}$ with a 30 V rating.

Protection Characteristics


TL/H/7146-6

Protection Circuit Resistor Formulas ( $\mathbf{V}_{\mathbf{B}}=\mathbf{V}^{+}$)

| Type of Protection | $\mathbf{R}_{\mathbf{E}}, \mathbf{R}^{\prime}$ | $\mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{2}}, \mathbf{R}_{\mathbf{2}}$ | $\mathbf{R}_{\mathbf{3}}, \mathbf{R}_{\mathbf{3}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Current Limit | $\mathrm{R}_{\mathrm{E}}=\frac{\phi}{\mathrm{I}_{\mathrm{L}}}$ | $\mathrm{R}_{\mathrm{E}}=\frac{\phi}{\mathrm{I}_{\mathrm{L}}}$ | Not Required | Short | Not Required | Not Required |
| :--- |
| Single Slope SOA <br> Protection |
| Dual Slope SOA <br> Protection <br> $\left(\mathrm{V}_{\mathrm{B}}=\mathrm{V}^{+}\right)$ $\mathrm{R}_{\mathrm{E}}=\frac{\phi}{\mathrm{I}_{\mathrm{L}}}$ |

Note: $\phi$ is the current limit $\mathrm{V}_{\mathrm{BE}}$ voltage, 650 mV . Assumptions: $\mathrm{V}^{+} \gg \phi, \mathrm{V}_{\mathrm{M}} \gg \phi . \mathrm{V}^{+}$is the load supply voltage. $\mathrm{V}_{\mathrm{M}}$ is the maximum rated $\mathrm{V}_{\mathrm{CE}}$ of the output transistors.

## Application Hints (Continued)

## TRANSIENT INTERMODULATION DISTORTION

There has been a lot of interest in recent years about transient intermodulation distortion. Matti Otala of University of Oulu, Oulu, Finland has published several papers on the subject. The results of these investigations show that the open loop pole of the power amplifier should be above 20 kHz.
To do this with the LM391 is easy. Put a $1 \mathrm{M} \Omega$ resistor from pin 3 to the output and the open loop gain is reduced to about 46 dB . Now the open loop pole is at 30 kHz . The current in this resistor causes an offset in the input stage that can be cancelled with a resistor from pin 4 to ground. The resistor from pin 4 to ground should be $910 \mathrm{k} \Omega$ rather than $1 \mathrm{M} \Omega$ to insure that the shutdown circuitry will operate correctly. The slight difference in resistors results in about 15 mV of offset. The $40 \mathrm{~W}, 8 \Omega$ amplifier schematic shows the hookup of these two resistors.

## BRIDGE AMPLIFIER

A switch can be added to convert a stereo amplifer to a single bridge amplifer. The diagram below shows where the switch and one resistor are added. When operating in the bridge mode the output load is connected between the two outputs, the input is $\mathrm{V}_{\mathrm{IN}}$ \# 1, and $\mathrm{V}_{\mathrm{IN}}$ \# 2 is disconnected.

## OSCILLATIONS \& GROUNDING

Most power amplifiers work the first time they are turned on. They also tend to oscillate and have excess THD. Most oscillation problems are due to inadequate supply bypassing and/or ground loops. A $10 \mu \mathrm{~F}, 50 \mathrm{~V}$ electrolytic on each power supply will stop supply-related oscillations. However, if the signal ground is used for these bypass caps the THD is usually excessive. The signal ground must return to the power supply alone, as must the output load ground. All other grounds-bypass, output R-C, protection, etc., can tie together and then return to supply. This ground is called high frequency ground. On the 40W amplifier schematic all the grounds are labeled.
Capacitive loads can cause instabilities, so they are isolated from the amplifier with an inductor and resistor in the output lead.

AB BIAS CURRENT
To reduce distortion in the output stage, all the transistors are biased ON slightly. This results in class AB operation and reduces the crossover (notch) distortion of the class B stage to a low level, (see performance curve, THD vs AB bias). The potentiometer, $\mathrm{R}_{\mathrm{B}}$, from pins 6-7 is adjusted to give about 25 mA of current in the output stage. This current is usually monitored at the supply or by measuring the voltage across $\mathrm{R}_{\mathrm{E}}$.

Typical Applications (Continued)
Bridge Circuit Diagram


TL/H/7146-7

## Output Transistors Selection Guide

Table A.

| Power <br> Output | Driver Transistor |  | Output Transistor |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PNP | NPN | PNP | NPN |
| $20 W @ 8 \Omega$ | MJE711 | MJE721 | TIP42A | TIP41A |
| $30 W$ @ $4 \Omega$ | MJE171 | MJE181 | 2N6490 | 2N6487 |
|  | D43C8 | D42C8 |  |  |
| $40 W$ @ 8 | MJE712 | MJE722 | 2N5882 | 2N5880 |
| $60 W ~ @ 4 \Omega$ | MJE172 | MJE182 |  |  |

1

## Application Hints (Continued)

A 20W, $8 \Omega ; 30 \mathrm{~W}, 4 \Omega$ AMPLIFIER
Givens:

| Power Output | 20 W into $8 \Omega$ |
| :--- | ---: |
| 30 W into $4 \Omega$ |  |
| Input Sensitivity | 1 V Max |
| Input Impedance | 100 k |
| Bandwidth | $20 \mathrm{~Hz}-20 \mathrm{kHz} \pm 0.25 \mathrm{~dB}$ |

Equations (1) and (2) give:

| $20 \mathrm{~W} / 8 \Omega$ | $\mathrm{~V}_{\mathrm{OP}}=17.9 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OP}}=2.24 \mathrm{~A}$ |
| :--- | :--- | :--- |
| $30 \mathrm{~W} / 4 \Omega$ | $\mathrm{~V}_{\mathrm{OP}}=15.5 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OP}}=3.87 \mathrm{~A}$ |

Therefore the supply required is:

$$
\begin{aligned}
& \pm 23 \mathrm{~V} @ 2.24 \mathrm{~A} \text {, reducing to ... } \\
& \pm 21 \mathrm{~V} @ 3.87 \mathrm{~A}
\end{aligned}
$$

With $15 \%$ regulation and high line we get $\pm 29 \mathrm{~V}$ from equation (3).
Sensitivity and equation (4) set minimum gain:

$$
A_{V} \geq \frac{\sqrt{20 \times 8}}{1}=12.65
$$

We will use a gain of 20 with resulting sensitivity of 632 mV . Letting $\mathrm{R}_{\mathrm{IN}}$ equal 100k gives the required input impedance. For low DC offsets at the output we let $R_{f_{2}}=100 \mathrm{k}$. Solving for $\mathrm{R}_{\mathrm{f}_{1}}$ gives:

$$
\begin{aligned}
\mathrm{R}_{\mathrm{f}_{2}} & =100 \mathrm{k} \\
\mathrm{R}_{\mathrm{f}_{1}}=\frac{100 \mathrm{k}}{20-1} & =5.26 \mathrm{k} ; \text { use } 5.1 \mathrm{k}
\end{aligned}
$$

The bandwidth requirement must be stated as a pole, i.e., the 3 dB frequency. Five times away from a pole gives 0.17 dB down, which is better than the required 0.25 dB . Therefore:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{L}}=\frac{20}{5}=4 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{h}}=20 \mathrm{k} \times 5=100 \mathrm{kHz}
\end{gathered}
$$

Solving for $\mathrm{C}_{\mathrm{f}}$ :

$$
\mathrm{C}_{\mathrm{f}} \geq \frac{1}{2 \pi \mathrm{R}_{\mathrm{f}_{1} \mathrm{f}_{\mathrm{L}}}}=7.8 \mu \mathrm{~F} \text {; use } 10 \mu \mathrm{~F}
$$

The recommended value for $\mathrm{C}_{\mathrm{C}}$ is 5 pF for gains of 20 or larger. This gives a gain-bandwidth product of 6.4 MHz and a resulting bandwidth of 320 kHz , better than required.
The breakdown voltage requirement is set by the maximum supply; we need a minimum of 58 V and will use 60 V . We must now select a 60 V power transistor with reasonable beta at IOpeak, 3.87A. The TIP42, TIP41 complementary pair are $60 \mathrm{~V}, 60 \mathrm{~W}$ transistors with a minimum beta of 30 at 4 A . The driver transistor must supply the base drive given 5 mA drive from the LM391. The MJE711, MJE721 complementary driver transistors are 60 V devices with a minimum beta of 40 at 200 mA . The driver transistors should be much faster (higher $\mathrm{f}_{\mathrm{T}}$ ) than the output transistors to insure that the R-C on the output will prevent instability.
To find the heat sink required for each output transistor we use equations (7), (9), and (10):

$$
\begin{gather*}
\overline{\mathrm{P}_{\mathrm{D}}}=0.4(30)=12 \mathrm{~W} \\
\theta_{\mathrm{JA}} \leq \frac{150^{\circ} \mathrm{C}-55^{\circ} \mathrm{C}}{12}=7.9^{\circ} \mathrm{C} / \mathrm{W} \text { for } \mathrm{T}_{\mathrm{AMAX}}=55^{\circ} \mathrm{C}  \tag{9}\\
\theta_{\mathrm{SA}} \leq 7.9-2.1-1.0=4.8^{\circ} \mathrm{C} / \mathrm{W} \tag{10}
\end{gather*}
$$

If both transistors are mounted on one heat sink the thermal resistance should be halved to $2.4^{\circ} \mathrm{C} / \mathrm{W}$.
The maximum average power dissipation in each driver is found using equation (8):

$$
\overline{\operatorname{PDRIVER}}(\mathrm{MAX})=\frac{12}{30}=400 \mathrm{~mW}
$$

Using equation (9):

$$
\theta_{\mathrm{JA}} \leq \frac{155-55}{0.4}=237^{\circ} \mathrm{C} / \mathrm{W}
$$

## Application Hints (Continued)

Since the free air thermal resistance of the MJE711, MJE721 is $100^{\circ} \mathrm{C} / \mathrm{W}$, no heat sink is required. Using this information and equation (6) we can find the minimum value of $R_{E}$ required to prevent thermal runaway.

$$
\begin{equation*}
\mathrm{R}_{\mathrm{E}} \geq \frac{100(30)(0.002)}{30+1}=0.19 \Omega \tag{6}
\end{equation*}
$$

We must now use the SOA data on the TIP42, TIP41 transistors to set up the protection circuit. Below is the SOA curve with the $4 \Omega$ and $8 \Omega$ load lines. Also shown are the desired protection lines. Note the value of $\mathrm{V}_{\mathrm{B}}$ is equal to the supply voltage, so we use the formulas in the table.


TL/H/7146-8

The data points from the curve are:

$$
V_{M}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=23 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=3 \mathrm{~A}, \mathrm{I}_{\mathrm{L}}^{\prime}=7 \mathrm{~A}
$$

Using the dual slope protection formulas:

$$
\begin{gathered}
\mathrm{R}_{\mathrm{E}}=\frac{0.65}{3}=0.22 \Omega \\
\mathrm{R}_{2}=1 \mathrm{k} \\
\mathrm{R}_{1}=1 \mathrm{k}\left(\frac{60-0.65}{0.65}\right) \approx 91 \mathrm{k} \\
\mathrm{R}_{3}=1 \mathrm{k}\left(\frac{23}{7(0.22)-0.65}-1\right) \approx 24 \mathrm{k}
\end{gathered}
$$

Note that an $R_{E}$ of $0.22 \Omega$ satisfies equation (6). The final schematic of this amplifier is below. If the output is shorted the current will be 1.8 A and $\mathrm{V}_{\mathrm{CE}}$ is 23 V . Since the input is $A C$, the average power is:

$$
\text { short } \overline{P_{D}}=1 / 2(1.8)(23) \approx 21 \mathrm{~W}
$$

This power is greater than was used in the heat sink calculations, so the transistors will overheat for long-duration shorts unless a larger heat sink is used.

Typical Applications (Continued)
20W-8 $\Omega, 30 \mathrm{~W}-4 \Omega$ Amplifier with 1 Second Turn-ON Delay


```
Application Hints (Continued)
A 40W/8\Omega, 60W/4\Omega AMPLIFIER
Given:
Power Output
Input Sensitivity
Input Impedance
Bandwidth
```

Equations (1) and (2) give:

$$
\begin{array}{lll}
40 \mathrm{~W} / 8 \Omega & \mathrm{~V}_{\text {OPeak }}=25.3 \mathrm{~V} & \mathrm{l}_{\text {OPeak }}=3.16 \mathrm{~A} \\
60 \mathrm{~W} / 4 \Omega & \mathrm{~V}_{\text {OPeak }}=21.9 \mathrm{~V} & \mathrm{l}_{\text {OPeak }}=5.48 \mathrm{~A}
\end{array}
$$

Therefore the supply required is:

$$
\begin{aligned}
& \pm 30.3 \mathrm{~V} @ 3.16 \mathrm{~A}, \text { reducing to } . . \text {. } \\
& \pm 26.9 \mathrm{~V} @ 5.48 \mathrm{~A}
\end{aligned}
$$

With $15 \%$ regulation and high line we get $\pm 38.3 \mathrm{~V}$ using equation (3).
The minimum gain from equation (4) is:

$$
A_{V} \geq 18
$$

We select a gain of 20 ; resulting sensitivity is 900 mV .
The input impedance and bandwidth are the same as the 20 watt amplifier so the components are the same.

$$
\begin{array}{lll}
\mathrm{R}_{\mathrm{f}_{1}}=5.1 \mathrm{k} & \mathrm{R}_{\mathrm{IN}}=100 \mathrm{k} & \mathrm{C}_{\mathrm{C}}=5 \mathrm{pF} \\
\mathrm{R}_{\mathrm{f}_{2}}=100 \mathrm{k} & \mathrm{C}_{\mathrm{f}}=10 \mu \mathrm{~F} &
\end{array}
$$

The maximum supplies dictate using 80 V devices. The 2N5882, 2N5880 pair are 80V, 160W transistors with a minimum beta of 40 at 2 A and 20 at 6 A . This corresponds to a minimum beta of 22.5 at 5.5 A (lopeak). The MJE712, MJE722 driver pair are 80V transistors with a minimum beta of 50 at 250 mA . This output combination guarantees I Opeak with 5 mA from the LM391.
Output transistor heat sink requirements are found using equations (7), (9), and (10):

$$
\begin{gather*}
\overline{\mathrm{P}_{\mathrm{D}}}=0.4(60)=24 \mathrm{~W}  \tag{7}\\
\theta_{\mathrm{JA}} \leq \frac{200-55}{24}=6.0^{\circ} \mathrm{C} / \mathrm{W} \text { for } \mathrm{T}_{\mathrm{AMAX}}=55^{\circ} \mathrm{C}  \tag{9}\\
\theta_{\mathrm{SA}} \leq 6.0-1.1-1.0=3.9^{\circ} \mathrm{C} / \mathrm{W} \tag{10}
\end{gather*}
$$

For both output transistors on one heat sink the thermal resistance should be $1.9^{\circ} \mathrm{C} / \mathrm{W}$.
Now using equation (8) we find the power dissipation in the driver:

$$
\begin{gather*}
\overline{\mathrm{P}_{\text {DRIVER }}}=\frac{24}{20}=1.2 \mathrm{~W}  \tag{8}\\
\theta_{\mathrm{JA}} \leq \frac{150-55}{1.2}=79^{\circ} \mathrm{C} / \mathrm{W} \tag{9}
\end{gather*}
$$

Since a heat sink is required on the driver, we should investigate the output stage thermal stability at the same time to optimize the design. If we find a value of $R_{E}$ that is good for the protection circuitry, we can then use equation (5) to find the heat sink required for the drivers.
The SOA characteristics of the 2N5882, 2N5880 transistors are shown in the following curve along with a desired protection line.


The desired data points are:

$$
\mathrm{V}_{\mathrm{M}}=80 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{B}}=47 \mathrm{~V} \quad \mathrm{I}_{\mathrm{L}}=3 \mathrm{~A} \quad \mathrm{I}_{\mathrm{L}}^{\prime}=11 \mathrm{~A}
$$

Since the break voltage is not equal to the supply, we will use two resistors to replace $\mathrm{R}_{3}$ and move $\mathrm{V}_{\mathrm{B}}$.

Circuit Used


TL/H/7146-11

> Thevenin Equivalent


## Application Hints (Continued)

The formulas for $R_{E}, R_{1}$, and $R_{2}$ do not change:

$$
R_{E}=\frac{0.65}{3 A}=0.22 \Omega
$$

$\mathrm{R}_{2}=1 \mathrm{k}$

$$
R_{1}=1 k \frac{80-0.65}{0.65}=120 k
$$

The formula for $\mathrm{R}_{3}$ now gives $\mathrm{R}_{\mathrm{TH}}$ when the $\mathrm{V}^{+}$in the formula becomes $\mathrm{V}_{\mathrm{B}}$.

$$
\begin{align*}
R_{T H} & =R_{2}\left[\frac{V_{B}}{\imath_{\mathrm{L}} R_{E}-\phi}-1\right] \\
& =1 \mathrm{k}\left[\frac{47}{11(0.22)-0.65}-1\right]=25.55 \mathrm{k} \tag{10}
\end{align*}
$$

$\mathrm{V}_{\mathrm{TH}}$ is the additional voltage added to the supply voltage to get $V_{B}$.

$$
\mathrm{V}_{\mathrm{TH}}=-\left(\mathrm{V}_{\mathrm{B}}-\mathrm{V}^{+}\right)=-(47-30)=-17 \mathrm{~V}
$$

Now we must find $R_{3}^{A}$ and $R_{3}^{B}$ using the Thevenin formulas. Putting $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}^{-}$, and $\mathrm{R}_{\mathrm{TH}}$ into the appropriate formulas reduces to:

$$
\mathrm{R}_{3}^{\mathrm{B}}=0.76 \mathrm{R}_{3}^{\mathrm{A}} \quad \text { and } \quad 25.55 \mathrm{k}=\mathrm{R}_{3}^{\mathrm{A}} \| \mathrm{R}_{3}^{\mathrm{B}}
$$

The easiest way to solve these equations is to iterate with standard values. If we guess $R_{3}^{A}=62 k$, then $R_{3}^{B}=47.12 k$; use 47 k . The Thevenin impedance comes out 26.7 k , which is close enough to 25.55 k .
Now we will use equation (5) to determine the heat sinking requirements of the drivers to insure thermal stability:

$$
\begin{equation*}
\theta_{\mathrm{JA}} \leq \frac{0.22(20+1)}{40(0.002)} \approx 57^{\circ} \mathrm{C} / \mathrm{W} \tag{5}
\end{equation*}
$$

This value is lower than we got with equation (9), so we will use it in equation (10):

$$
\theta_{\mathrm{SA}} \leq 57-6-1=50^{\circ} \mathrm{C} / \mathrm{W}
$$

This is the required heat sink for each driver. For low TIM we add the $1 \mathrm{M} \Omega$ resistor from pin 3 to the output and a 910 k resistor from pin 4 to ground. The complete schematic is shown below.
If the output is shorted, the transistor voltage is about 28 V and the current is 5 A . Therefore the average power is:

$$
\text { short } \overline{\mathrm{PD}}=1 / 2(28) 5=70 \mathrm{~W}
$$

This is much larger than the power used to calculate the heat sinks and the output transistors will overheat if the output is shorted too long.

Typical Applications (Continued)


Physical Dimensions inches (millimeters)


Molded Dual-In-Line Package (N)
Order Number LM391N-100 NS Package Number N16A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 | National Semiconductor Europe <br> Fax: $(+49)$ 0-180-530 8586 <br> Email: cnjwge @tevm2.nsc.com <br> Deutsch Tel: $(+49)$ 0-180-530 8585 <br> English Tel: $(+49)$ 0-180-532 7832 <br> Français Tel: $(+49)$ 0-180-532 9358 <br> Italiano Tel: $(+49) 0-180-5341680$ | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2309 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |

