Complete DDS Synthesizer

FEATURES
125 MHz Clock Rate
On-Chip High Performance DAC and High Speed Comparator
DAC SFDR > 50 dB @ 40 MHz A out $^{\text {O }}$
32-Bit Frequency Tuning Word
Simplified Control Interface: Parallel Byte or Serial Loading Format
Phase Modulation Capability
+3.3 V or +5 V Single Supply Operation
Low Power: 380 mW @ 125 MHz (+5 V)
155 mW @ 110 MHz (+3.3 V)
Power-Down Function
Ultrasmall 28-Lead SSOP Packaging
APPLICATIONS
Frequency/Phase-Agile Sine-Wave Synthesis
Clock Recovery and Locking Circuitry for Digital Communications
Digitally Controlled ADC Encode Generator
Agile Local Oscillator Applications

## GENERAL DESCRIPTION

The AD9850 is a highly integrated device that uses advanced DDS technology coupled with an internal high speed, high performance, D/A converter and comparator, to form a complete digitally programmable frequency synthesizer and clock generator function. When referenced to an accurate clock source, the AD9850 generates a spectrally pure, frequency/ phase-programmable, analog output sine wave. This sine wave can be used directly as a frequency source or converted to a square wave for agile-clock generator applications. The AD9850's innovative high speed DDS core provides a 32-bit frequency tuning word, which results in an output tuning resolution of 0.0291 Hz , for a 125 MHz reference clock input. The AD9850's circuit architecture allows the generation of output frequencies of up to one-half the reference clock frequency (or 62.5 MHz ), and the output frequency can be digitally changed (asynchronously) at a rate of up to 23 million new frequencies per second. The device also provides five bits of digitally controlled phase modulation, which enables phase shifting of its output in increments of $180^{\circ}, 90^{\circ}, 45^{\circ}, 22.5^{\circ}, 11.25^{\circ}$ and any

## REV. E

[^0]FUNCTIONAL BLOCK DIAGRAM

combination thereof. The AD9850 also contains a high speed comparator that can be configured to accept the (externally) filtered output of the DAC to generate a low jitter square wave output. This facilitates the device's use as an agile clock generator function.

The frequency tuning, control, and phase modulation words are loaded into the AD9850 via a parallel byte or serial loading format. The parallel load format consists of five iterative loads of an 8 -bit control word (byte). The first byte controls phase modulation, power-down enable, and loading format; bytes 2-5 comprise the 32-bit frequency tuning word. Serial loading is accomplished via a 40-bit serial data stream on a single pin. The AD9850 Complete-DDS uses advanced CMOS technology to provide this breakthrough level of functionality and performance on just 155 mW of power dissipation (+3.3 V supply).
The AD9850 is available in a space saving 28 -lead SSOP, surface mount package. It is specified to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^1]| Parameter | Temp | Test Level | AD9850BRS |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| CLOCK INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Frequency Range |  |  |  |  |  |  |
| +5 V Supply | Full | IV | 1 |  | 125 | MHz |
| +3.3 V Supply | Full | IV | 1 |  | 110 | MHz |
| Pulsewidth High/Low |  |  |  |  |  |  |
| +5 V Supply | $+25^{\circ} \mathrm{C}$ | IV | 3.2 |  |  | ns |
| +3.3 V Supply | $+25^{\circ} \mathrm{C}$ | IV | 4.1 |  |  | ns |
| DAC OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Full-Scale Output Current |  |  |  |  |  |  |
| $\mathrm{R}_{\text {SET }}=3.9 \mathrm{k} \Omega$ | $+25^{\circ} \mathrm{C}$ | V |  | 10.24 |  | mA |
| $\mathrm{R}_{\text {SET }}=1.95 \mathrm{k} \Omega$ | $+25^{\circ} \mathrm{C}$ | V |  | 20.48 |  | mA |
| Gain Error | $+25^{\circ} \mathrm{C}$ | I | -10 |  | +10 | \% FS |
| Gain Temperature Coefficient | Full | V |  | 150 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Output Offset | $+25^{\circ} \mathrm{C}$ | I |  |  | 10 | $\mu \mathrm{A}$ |
| Output Offset Temperature Coefficient | Full | V |  | 50 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity | $+25^{\circ} \mathrm{C}$ | I |  | 0.5 | 0.75 | LSB |
| Integral Nonlinearity | $+25^{\circ} \mathrm{C}$ | I |  | 0.5 | 1 | LSB |
| Output Slew Rate ( $50 \Omega, 2 \mathrm{pF}$ Load) | $+25^{\circ} \mathrm{C}$ | V |  | 400 |  | V/ $/ \mathrm{s}$ |
| Output Impedance | $+25^{\circ} \mathrm{C}$ | IV | 50 | 120 |  | $\mathrm{k} \Omega$ |
| Output Capacitance | $+25^{\circ} \mathrm{C}$ | IV |  |  | 8 | pF |
| Voltage Compliance | $+25^{\circ} \mathrm{C}$ | I |  |  | 1.5 | V |
| Spurious-Free Dynamic Range (SFDR): |  |  |  |  |  |  |
| 1 MHz Analog Out | $+25^{\circ} \mathrm{C}$ | IV | 63 | 72 |  | dBc |
| 20 MHz Analog Out | $+25^{\circ} \mathrm{C}$ | IV | 50 | 58 |  | dBc |
| 40 MHz Analog Out | $+25^{\circ} \mathrm{C}$ | IV | 46 | 54 |  | dBc |
| Narrowband |  |  |  |  |  |  |
| $40.13579 \mathrm{MHz} \pm 50 \mathrm{kHz}$ | $+25^{\circ} \mathrm{C}$ | IV |  | 80 |  | dBc |
| $40.13579 \mathrm{MHz} \pm 200 \mathrm{kHz}$ | $+25^{\circ} \mathrm{C}$ | IV |  | 77 |  | dBc |
| $4.513579 \mathrm{MHz} \pm 50 \mathrm{kHz} / 20.5 \mathrm{MHz}$ CLK | $+25^{\circ} \mathrm{C}$ | IV |  | 84 |  | dBc |
| $4.513579 \mathrm{MHz} \pm 200 \mathrm{kHz} / 20.5 \mathrm{MHz}$ CLK | $+25^{\circ} \mathrm{C}$ | IV |  | 84 |  | dBc |
| COMPARATOR INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Capacitance | $+25^{\circ} \mathrm{C}$ | V |  | 3 |  | pF |
| Input Resistance | $+25^{\circ} \mathrm{C}$ | IV | 500 |  |  | k $\Omega$ |
| Input Current | $+25^{\circ} \mathrm{C}$ | I | -12 |  | +12 | $\mu \mathrm{A}$ |
| Input Voltage Range | $+25^{\circ} \mathrm{C}$ | IV | 0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Comparator Offset* | Full | VI | 30 |  | 30 | mV |
| COMPARATOR OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Logic "1" Voltage +5 V Supply | Full | VI | +4.8 |  |  | V |
| Logic "1" Voltage +3.3 V Supply | Full | VI | +3.1 |  |  | V |
| Logic " 0 " Voltage | Full | VI |  |  | +0.4 | V |
| Propagation Delay, +5 V Supply (15 pF Load) | $+25^{\circ} \mathrm{C}$ | V |  | 5.5 |  | ns |
| Propagation Delay, +3.3 V Supply ( 15 pF Load) | $+25^{\circ} \mathrm{C}$ | V |  | 7 |  | ns |
| Rise/Fall Time, +5 V Supply ( 15 pF Load) | $+25^{\circ} \mathrm{C}$ | V |  | 3 |  | ns |
| Rise/Fall Time, +3.3 V Supply ( 15 pF Load) | $+25^{\circ} \mathrm{C}$ | V |  | 3.5 |  | ns |
| Output Jitter (p-p) | $+25^{\circ} \mathrm{C}$ | V |  | 80 |  | ps |
| CLOCK OUTPUT CHARACTERISTICS <br> Clock Output Duty Cycle (Clk Gen. Config.) | $+25^{\circ} \mathrm{C}$ | IV |  | $50 \pm$ |  | \% |


| Parameter | Temp | Test Level | AD9850BRS |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| CMOS LOGIC INPUTS (Including CLKIN) |  |  |  |  |  |  |
| Logic "1" Voltage, +5 V Supply | $+25^{\circ} \mathrm{C}$ | I | 3.5 |  |  | V |
| Logic "1" Voltage, +3.3 V Supply | $+25^{\circ} \mathrm{C}$ | I | 3.0 |  |  | V |
| Logic "0" Voltage | $+25^{\circ} \mathrm{C}$ | I |  |  | 0.4 | V |
| Logic "1" Current | $+25^{\circ} \mathrm{C}$ | I |  |  | 12 | $\mu \mathrm{A}$ |
| Logic "0" Current | $+25^{\circ} \mathrm{C}$ | I |  |  | 12 | $\mu \mathrm{A}$ |
| Input Capacitance | $+25^{\circ} \mathrm{C}$ | V |  | 3 |  | pF |
| POWER SUPPLY ( $\mathrm{A}_{\text {OUT }}=1 / 3 \mathrm{CLKIN}$ ) |  |  |  |  |  |  |
| +V ${ }_{\text {S }}$ Current @: |  |  |  |  |  |  |
| 62.5 MHz Clock, +3.3 V Supply | Full | VI |  | 30 | 48 | mA |
| 110 MHz Clock, +3.3 V Supply | Full | VI |  | 47 | 60 | mA |
| 62.5 MHz Clock, +5 V Supply | Full | VI |  | 44 | 64 | mA |
| 125 MHz Clock, +5 V Supply | Full | VI |  | 76 | 96 | mA |
| $P_{\text {DISS }}$ @: |  |  |  |  |  |  |
| 62.5 MHz Clock, +3.3 V Supply | Full | VI |  | 100 | 160 | mW |
| 110 MHz Clock, +3.3 V Supply | Full | VI |  | 155 | 200 | mW |
| 62.5 MHz Clock, +5 V Supply | Full | VI |  | 220 | 320 | mW |
| 125 MHz Clock, +5 V Supply | Full | VI |  | 380 | 480 | mW |
| $\mathrm{P}_{\text {DISS }}$ Power-Down Mode |  |  |  |  |  |  |
| +5 V Supply | Full | V |  | 30 |  | mW |
| +3.3 V Supply | Full | V |  | 10 |  | mW |

NOTES
*Tested by measuring output duty cycle variation.
Specifications subject to change without notice.


| Parameter | Temp | Test Level | AD9850BRS |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{DS}}$ (Data Setup Time) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ (Data Hold Time) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ (W_CLK min. Pulsewidth High) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{WL}}$ (W_CLK min. Pulsewidth Low) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{WD}}$ (W_CLK Delay After FQ_UD) | Full | IV | 7.0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CD}}$ (CLKIN Delay After FQ_UD) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{FH}}$ (FQ_UD High) | Full | IV | 7.0 |  |  | ns |
| $\mathrm{t}_{\mathrm{FL}}$ (FQ_UD Low) | Full | IV | 7.0 |  |  | ns |
| $\mathrm{t}_{\text {CF }}$ (Output Latency from FQ_UD) |  |  |  |  |  |  |
| Frequency Change | Full | IV | 18 |  |  | CLKIN Cycles |
| Phase Change | Full | IV | 13 |  |  | CLKIN Cycles |
| $\mathrm{t}_{\mathrm{FD}}$ (FQ_UD Min. Delay After W_CLK) | Full | IV | 7.0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RH}}$ (CLKIN Delay After RESET Rising Edge) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\mathrm{RL}}$ (RESET Falling Edge After CLKIN) | Full | IV | 3.5 |  |  | ns |
| $\mathrm{t}_{\text {RS }}$ (Minimum RESET Width) | Full | IV | 5 |  |  | CLKIN Cycles |
| $\mathrm{t}_{\text {OL }}$ (RESET Output Latency) | Full | IV | 13 |  |  | CLKIN Cycles |
| $\mathrm{t}_{\mathrm{RR}}$ (Recovery from RESET) | Full | IV | 2 |  |  | CLKIN Cycles |
| Wake-Up Time from Power-Down Mode | $+25^{\circ} \mathrm{C}$ | V |  | 5 |  | $\mu \mathrm{s}$ |

## NOTES

*Control functions are asynchronous with CLKIN.
Specifications subject to change without notice.

| ABSOLUTE MAXIMUM RATINGS* |  |
| :---: | :---: |
| Maximum Junction Temperature | $+165^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | +6 V |
| Digital Inputs | -0.7 V to $+\mathrm{V}_{\mathrm{S}}$ |
| Digital Output Continuous Current | 5 mA |
| DAC Output Current | 30 mA |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec ) | $+300^{\circ} \mathrm{C}$ |
| SSOP $\theta_{\text {JA }}$ Thermal Impedance | $82^{\circ} \mathrm{C} / \mathrm{W}$ |

*Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure of absolute maximum rating conditions for extended periods of time may affect device reliability.

## EXPLANATION OF TEST LEVELS

Test Level
I - $100 \%$ Production Tested.
III - Sample Tested Only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are $100 \%$ production tested at $+25^{\circ} \mathrm{C}$.
$100 \%$ production tested at temperature extremes for military temperature devices; guaranteed by design and characterization testing for industrial devices.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9850 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Application Note: Users are cautioned not to apply digital input signals prior to power-up of this device. Doing so may result in a latch-up condition.

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9850BRS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Shrink Small Outline (SSOP) | RS-28 |

Table I. Lead Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 4-1, \\ & 28-25 \end{aligned}$ | D0-D7 | 8 -Bit Data Input. This is the 8 -bit data port for iteratively loading the 32 -bit frequency and 8 -bit phase/ control word. D7 = MSB; D0 = LSB. D7 (Pin 25) also serves as the input pin for the 40-bit serial data word. |
| 5, 24 | DGND | Digital Ground. These are the ground return leads for the digital circuitry. |
| 6,23 | DVDD | Supply Voltage Leads for digital circuitry. |
| 7 | W_CLK | Word Load Clock. This clock is used to load the parallel or serial frequency/phase/control words. |
| 8 | FQ_UD | Frequency Update. On the rising edge of this clock, the DDS will update to the frequency (or phase) loaded in the data input register, it then resets the pointer to Word 0. |
| 9 | CLKIN | Reference Clock Input. This may be a continuous CMOS-level pulse train or sine input biased at $1 / 2 \mathrm{~V}$ supply. The rising edge of this clock initiates operation. |
| 10, 19 | AGND | Analog Ground. These leads are the ground return for the analog circuitry (DAC and comparator). |
| 11, 18 | AVDD | Supply Voltage for the analog circuitry (DAC and comparator). |
| 12 | $\mathrm{R}_{\text {SET }}$ | This is the DAC's external $\mathrm{R}_{\text {SET }}$ connection. This resistor value sets the DAC full-scale output current. For normal applications ( $F_{S} I_{O U T}=10 m A$ ), the value for $\mathrm{R}_{\mathrm{SET}}$ is $3.9 \mathrm{k} \Omega$ connected to ground. The $\mathrm{R}_{\mathrm{SET}} / \mathrm{I}_{\mathrm{OUT}}$ relationship is: $I_{\text {OUT }}=32\left(1.248 \mathrm{~V} / \mathrm{R}_{\mathrm{SET}}\right)$. |
| 13 | QOUTB | Output Complement. This is the comparator's complement output. |
| 14 | QOUT | Output True. This is the comparator's true output. |
| 15 | VINN | Inverting Voltage Input. This is the comparator's negative input. |
| 16 | VINP | Noninverting Voltage Input. This is the comparator's positive input. |
| 17 | DACBL (NC) | DAC Baseline. This is the DAC baseline voltage reference; this lead is internally bypassed and should normally be considered a "no connect" for optimum performance. |
| 20 | IOUTB | The Complementary Analog Output of the DAC. |
| 21 | IOUT | Analog Current Output of the DAC. |
| 22 | RESET | Reset. This is the master reset function; when set high it clears all registers (except the input register) and the DAC output will go to Cosine 0 after additional clock cycles-see Figure 19. |

## PIN CONFIGURATIONS



## AD9850-Typical Performance Characteristics



Figure 1. $S F D R, C L K I N=125 M H z / f_{\text {OUT }}=1 \mathrm{MHz}$


Figure 2. $S F D R, C L K I N=125 \mathrm{MHz} / f_{\text {OUt }}=41 \mathrm{MHz}$


Figure 3. Typical Comparator Output Jitter, AD9850 Configured as Clock Generator w/42 MHz LP Filter ( $40 \mathrm{MHz} A_{\text {out }} / 125 \mathrm{MHz}$ CLKIN)


Figure 4. SFDR, CLKIN $=125 \mathrm{MHz} / \mathrm{fout}_{\text {OT }}=20 \mathrm{MHz}$


Figure 5. SFDR, CLKIN $=20.5 \mathrm{MHz} / f_{\text {OUT }}=4.5 \mathrm{MHz}$


Figure 6. Output Residual Phase Noise (5 MHz Aout/ 125 MHz CLKIN)


Figure 7. Comparator Output Rise Time (5 V Supply/15 pF Load)


Figure 8. SFDR vs. CLKIN Frequency ( $A_{\text {OUT }}=1 / 3$ of CLKIN)


Figure 9. Supply Current vs. Aout Frequency (CLKIN = 125/110 MHz for $5 \mathrm{~V} / 3.3 \mathrm{~V}$ Plot)


Figure 10. Comparator Output Fall Time (5 V Supply/15 pF Load)


Figure 11. Supply Current vs. CLKIN Frequency ( OUUT $=1 / 3$ of CLKIN)


Figure 12. SFDR vs. DAC Iout $\left(A_{\text {out }}=1 / 3\right.$ of CLKIN $)$


Figure 13. Basic AD9850 Clock Generator Application with Low-Pass Filter


Figure 14. AD9850 Clock Generator Application in a Spread-Spectrum Receiver

a. Frequency/Phase-Agile Local Oscillator

b. Frequency/Phase-Agile Reference for PLL

c. Digitally-Programmable "Divide-by-N" Function in PLL

Figure 15. AD9850 Complete-DDS Synthesizer in Frequency Up-Conversion Applications

## THEORY OF OPERATION AND APPLICATION

The AD9850 uses direct digital synthesis (DDS) technology, in the form of a numerically controlled oscillator, to generate a frequency/phase-agile sine wave. The digital sine wave is converted to analog form via an internal 10-bit high speed D/A converter, and an onboard high speed comparator is provided to translate the analog sine wave into a low jitter TTL/CMOScompatible output square wave. DDS technology is an innovative circuit architecture that allows fast and precise manipulation of its output frequency under full digital control. DDS also enables very high resolution in the incremental selection of output frequency; the AD9850 allows an output frequency resolution of 0.0291 Hz with a 125 MHz reference clock applied. The AD9850's output waveform is phase-continuous when changed.
The basic functional block diagram and signal flow of the AD9850 configured as a clock generator is shown in Figure 16.
The DDS circuitry is basically a digital frequency divider function whose incremental resolution is determined by the frequency of the reference clock divided by the $2^{\mathrm{N}}$ number of bits in the tuning word. The phase accumulator is a variable-modulus counter that increments the number stored in it each time it
receives a clock pulse. When the counter overflows it wraps around, making the phase accumulator's output contiguous. The frequency tuning word sets the modulus of the counter that effectively determines the size of the increment ( $\Delta$ Phase) that gets added to the value in the phase accumulator on the next clock pulse. The larger the added increment, the faster the accumulator overflows, which results in a higher output frequency. The AD9850 uses an innovative and proprietary algorithm that mathematically converts the 14-bit truncated value of the phase accumulator to the appropriate COS value. This unique algorithm uses a much reduced ROM look-up table and DSP techniques to perform this function, which contributes to the small size and low power dissipation of the AD9850. The relationship of the output frequency, reference clock, and tuning word of the AD9850 is determined by the formula:

$$
f_{\text {OUT }}=(\Delta \text { Phase } \times C L K I N) / 2^{32}
$$

where: $\Delta$ Phase $=$ value of 32-bit tuning word

$$
C L K I N=\text { input reference clock frequency in } \mathrm{MHz}
$$ $f_{\text {OUT }}=$ frequency of the output signal in MHz

The digital sine wave output of the DDS block drives the internal high speed 10 -bit D/A converter that reconstructs the sine


Figure 16. Basic DDS Block Diagram and Signal Flow of AD9850
wave in analog form. This DAC has been optimized for dynamic performance and low glitch energy as manifested in the low jitter performance of the AD9850. Since the output of the AD9850 is a sampled signal, its output spectrum follows the Nyquist sampling theorem. Specifically, its output spectrum contains the fundamental plus aliased signals (images) that occur at multiples of the Reference Clock Frequency $\pm$ the selected output frequency. A graphical representation of the sampled spectrum, with aliased images, is shown in Figure 17.


Figure 17. Output Spectrum of a Sampled Signal
In this example, the reference clock is 100 MHz and the output frequency is set to 20 MHz . As can be seen, the aliased images are very prominent and of a relatively high energy level as determined by the $\sin (\mathrm{x}) / \mathrm{x}$ roll-off of the quantized $\mathrm{D} / \mathrm{A}$ converter output. In fact, depending on the fo/Ref Clk relationship, the first aliased image can be on the order of -3 dB below the fundamental. A low-pass filter is generally placed between the output of the D/A converter and the input of the comparator to further suppress the effects of aliased images. Obviously, consideration must be given to the relationship of the selected output frequency and the Reference Clock frequency to avoid unwanted (and unexpected) output anomalies.
A good rule-of-thumb for applying the AD9850 as a clock generator is to limit the selected output frequency to $<33 \%$ of Reference Clock frequency, thereby avoiding generating aliased signals that fall within, or close to, the output band of interest (generally dc-selected output frequency). This practice will ease the complexity (and cost) of the external filter requirement for the clock generator application.

The reference clock frequency of the AD9850 has a minimum limitation of 1 MHz . The device has internal circuitry that senses when the minimum clock rate threshold has been exceeded and automatically places itself in the power-down mode. When in this state, if the clock frequency again exceeds the threshold, the device resumes normal operation. This shutdown mode prevents excessive current leakage in the dynamic registers of the device.
The D/A converter output and comparator inputs are available as differential signals that can be flexibly configured in any manner desired to achieve the objectives of the end-system. The typical application of the AD9850 is with single-ended output/ input analog signals, a single low-pass filter, and generating the comparator reference midpoint from the differential DAC output as shown in Figure 13.

## Programming the AD9850

The AD9850 contains a 40-bit register that is used to program the 32-bit frequency control word, the 5-bit phase modulation word and the power-down function. This register can be loaded in a parallel or serial mode.
In the parallel load mode, the register is loaded via an 8 -bit bus; the full 40-bit word requires five iterations of the 8 -bit word.
The W_CLK and FQ_UD signals are used to address and load the registers. The rising edge of FQ_UD loads the (up to) 40-bit control data word into the device and resets the address pointer to the first register. Subsequent W_CLK rising edges load the 8 -bit data on words [7:0] and move the pointer to the next register. After five loads, W_CLK edges are ignored until either a reset or an FQ_UD rising edge resets the address pointer to the first register.
In serial load mode, subsequent rising edges of W_CLK shift the 1-bit data on Lead 25 (D7) through the 40 bits of programming information. After 40 bits are shifted through, an FQ_UD pulse is required to update the output frequency (or phase).
The function assignments of the data and control words are shown in Table III; the detailed timing sequence for updating the output frequency and/or phase, resetting the device, and powering-up/down, are shown in the timing diagrams of Figures 18-24.
Note: There are specific control codes, used for factory test purposes, that render the AD9850 temporarily inoperable. The user must take deliberate precaution to avoid inputting the codes listed in Table II.

Table II. Factory-Reserved Internal Test Control Codes

| Loading Format | Factory-Reserved Codes |
| :--- | :--- |
| Parallel | 1) W0 $W$ XXXXXX10 |
|  | 2) W0 $=$ XXXXXX01 |
| Serial | 1) W32 $=1 ;$ W $33=0$ |
|  | 2) W32 $=0 ;$ W $33=1$ |
|  | 3) W32 $=1 ;$ W $33=1$ |



| SYMBOL | DEFINITION | MIN |
| :--- | :--- | :--- |
| $\mathbf{t}_{\mathrm{DS}}$ | DATA SETUP TIME | 3.5 ns |
| $\mathbf{t}_{\mathrm{DH}}$ | DATA HOLD TIME | 3.5 ns |
| $\mathbf{t}_{\mathrm{WH}}$ | W_CLK HIGH | 3.5 ns |
| $\mathbf{t}_{\mathrm{WL}}$ | W_CLK LOW | 3.5 ns |
| $\mathbf{t}_{\mathrm{CD}}$ | CLK DELAY AFTER FQ_UD | 3.5 ns |
| $\mathbf{t}_{\mathrm{FH}}$ | FQ_UD HIGH | 7.0 ns |
| $\mathbf{t}_{\mathrm{FL}}$ | FQ_UD LOW | 7.0 ns |
| $\mathbf{t}_{\mathrm{FD}}$ | FQ_UD DELAY AFTER W_CLK | 7.0 ns |
| $\mathbf{t}_{\mathrm{CF}}$ | OUTPUT LATENCY FROM FQ_UD |  |
|  | FREQUENCY CHANGE | 18 CLOCK $\mathbf{C Y C L E S}$ |
|  | PHASE CHANGE | 13 CLOCK CYCLES |

Figure 18. Parallel-Load Frequency/Phase Update Timing Sequence

Table III. 8-Bit Parallel-Load Data/Control Word Functional Assignment

| Word | data[7] | data[6] | data[5] | data[4] | data[3] | data[2] | data[1] | data[0] |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| W0 | Phase-b4 <br> (MSB) | Phase-b3 | Phase-b2 | Phase-b1 | Phase-b0 <br> (LSB) | Power-Down | Control | Control |
| W1 | Freq-b31 <br> (MSB) | Freq-b30 | Freq-b29 | Freq-b28 | Freq-b27 | Freq-b26 | Freq-b25 | Freq-b24 |
| W2 | Freq-b23 | Freq-b22 | Freq-b21 | Freq-b20 | Freq-b19 | Freq-b18 | Freq-b17 | Freq-b16 |
| W3 | Freq-b15 | Freq-b14 | Freq-b13 | Freq-b12 | Freq-b11 | Freq-b10 | Freq-b9 | Freq-b8 |
| W4 | Freq-b7 | Freq-b6 | Freq-b5 | Freq-b4 | Freq-b3 | Freq-b2 | Freq-b1 | Freq-b0 <br> (LSB) |



| SYMBOL | DEFINITION | MIN SPEC |
| :---: | :--- | :--- |
| $\mathbf{t}_{\text {RH }}$ | CLK DELAY AFTER RESET RISING EDGE | 3.5 s |
| $\mathrm{t}_{\mathrm{RL}}$ | RESET FALLING EDGE AFTER CLK | 3.5 ns |
| $\mathbf{t}_{\mathrm{RR}}$ | RECOVERY FROM RESET | 2 CLK CYCLES |
| $\mathrm{t}_{\mathrm{RS}}$ | MINIMUM RESET WIDTH | 5 CLK CYCLES |
| $\mathrm{t}_{\mathrm{OL}}$ | RESET OUTPUT LATENCY | $\mathbf{1 3}$ CLK CYCLES |

RESULTS OF RESET:

- FREQUENCY/PHASE REGISTER SET TO 0
- ADDRESS POINTER RESET TO WO
- POWER-DOWN BIT RESET TO " 0 "
- DATA INPUT REGISTER UNEFFECTED

Figure 19. Master Reset Timing Sequence


Figure 20. Parallel-Load Power-Down Sequence/Internal Operation


Figure 21. Parallel-Load Power-Up Sequence/Internal Operation


NOTE: FOR DEVICE START-UP IN SERIAL MODE, HARD-WIRE LEAD 2 AT " 0 ", LEAD 3 AT " 1 ", AND LEAD 4 AT " 1 " (SEE FIGURE 23).

Figure 22. Serial-Load Enable Sequence


Figure 23. Leads 2-4 Connection for Default Serial-Mode Operation


Figure 24. Serial-Load Frequency/Phase Update Sequence

Table IV. 40-Bit Serial-Load Word Function Assignment

| W0 | Freq-b0 (LSB) |
| :--- | :--- |
| W1 | Freq-b1 |
| W2 | Freq-b2 |
| W3 | Freq-b3 |
| W4 | Freq-b4 |
| W5 | Freq-b5 |
| W6 | Freq-b6 |
| W7 | Freq-b7 |
| W8 | Freq-b8 |
| W9 | Freq-b9 |
| W10 | Freq-b10 |
| W11 | Freq-b11 |
| W12 | Freq-b12 |
| W13 | Freq-b13 |


| W14 | Freq-b14 |
| :--- | :--- |
| W15 | Freq-b15 |
| W16 | Freq-b16 |
| W17 | Freq-b17 |
| W18 | Freq-b18 |
| W19 | Freq-b19 |
| W20 | Freq-b20 |
| W21 | Freq-b21 |
| W22 | Freq-b22 |
| W23 | Freq-b23 |
| W24 | Freq-b24 |
| W25 | Freq-b25 |
| W26 | Freq-b26 |
| W27 | Freq-b27 |


| W28 | Freq-b28 |
| :--- | :--- |
| W29 | Freq-b29 |
| W30 | Freq-b30 |
| W31 | Freq-b31 (MSB) |
| W32 | Control |
| W33 | Control |
| W34 | Power-Down |
| W35 | Phase-b0 (LSB) |
| W36 | Phase-b1 |
| W37 | Phase-b2 |
| W38 | Phase-b3 |
| W39 | Phase-b4 (MSB) |



Figure 25. Serial-Load Power-Down Sequence


DAC Output


Comparator Output


Comparator Input


Digital Inputs

Figure 26. AD9850 I/O Equivalent Circuits

## PCB LAYOUT INFORMATION

The AD9850/CGPCB and AD9850/FSPCB evaluation boards (Figures 27-30) represent typical implementations of the AD9850 and exemplify the use of high frequency/high resolution design and layout practices. The printed circuit board that contains the AD9850 should be a multilayer board that allows dedicated power and ground planes. The power and ground planes should be free of etched traces that cause discontinuities in the planes. It is recommended that the top layer of the multilayer board also contain interspatial ground plane, which makes ground available for surface-mount devices. If separate analog and digital system ground planes exist, they should be connected together at the AD9850 for optimum results.
Avoid running digital lines under the device as these will couple noise onto the die. The power supply lines to the AD9850 should use as large a track as possible to provide a low-impedance path and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with ground to avoid radiating noise to other sections of the board. Avoid crossover of digital and analog signal paths. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the circuit board. Use microstrip techniques where possible.
Good decoupling is also an important consideration. The analog (AVDD) and digital (DVDD) supplies to the AD9850 are independent and separately pinned out to minimize coupling between analog and digital sections of the device. All analog and digital supplies should be decoupled to AGND and DGND, respectively, with high quality ceramic capacitors. To achieve best performance from the decoupling capacitors, they should be placed as close as possible to the device, ideally right up against the device. In systems where a common supply is used to drive both the AVDD and DVDD supplies of the AD9850, it is recommended that the system's AVDD supply be used.
Analog Devices, Inc., applications engineering support is available to answer additional questions on grounding and PCB layout. Call 1-800-ANALOGD.

## Evaluation Boards

Two versions of evaluation boards are available for the AD9850, which facilitate the implementation of the device for benchtop analysis, and serve as a reference for PCB layout. The $A D 9850 / F S P C B$ is intended for applications where the device will primarily be used as frequency synthesizer. This version facilitates connection of the AD9850's internal D/A converter output to a $50 \Omega$ spectrum analyzer input; the internal comparator on the AD9850 DUT is not enabled (see Figure 28 for electrical schematic of AD9850/FSPCB). The AD9850/CGPCB is intended for applications using the device in the clock generator mode. It connects the AD9850's DAC output to the internal comparator input via a single-ended, 42 MHz low-pass, 5pole Elliptical filter. This model facilitates the access of the AD9850's comparator output for evaluation of the device as a frequency- and phase-agile clock source (see Figure 29 for electrical schematic of AD9850/CGPCB).
Both versions of the AD9850 evaluation boards are designed to interface to the parallel printer port of a PC. The operating software runs under Microsoft ${ }^{\mathbb{B}}$ Windows and provides a userfriendly and intuitive format for controlling the functionality and observing the performance of the device. The 3.5" floppy provided with the evaluation board contains an executable file that loads and displays the AD9850 function-selection screen. The evaluation board may be operated with +3.3 V or +5 V supplies. The evaluation boards are configured at the factory for an external reference clock input; if the onboard crystal clock source is used, remove R2.

## AD9850

## AD9850 Evaluation Board Instructions

Required hardwarelsoftware:
IBM compatible computer operating in a Windows environment
Printer port, $3.5^{\prime \prime}$ floppy drive and Centronics compatible printer cable.
XTAL clock or signal generator-if using a signal generator, dc offset the signal to one-half the supply voltage and apply at least 3 V p-p signal across the $50 \Omega$ (R2) input resistor.
Remove R2 for high Z clock input.
AD9850 evaluation board software disk and AD9850/FSPCB or AD9850/CGPCB evaluation board.
+5 V voltage supply

## Setup:

Copy the contents of the AD9850 disk onto your hard drive (there are three files).
Connect the printer cable from computer to the AD9850 evaluation board.
Apply power to AD9850 evaluation board. The AD9850 is powered separately from the connector marked "DUT +V."
The AD 9850 may be powered with 3.3 V to +5 V .
Connect external 50 ohm clock or remove R2 and apply a high Z input clock such as a crystal "can" oscillator.
Locate the file called 9850REV2.EXE and execute that program.
Monitor should display a "control panel" to allow operation of the AD9850 evaluation board.

## Operation:

On the control panel, locate the box called "COMPUTER I/O." Point to and click the selection marked LPT1 and then point to the "TEST" box and click. A message will appear telling you if your choice of output ports is correct. Choose other ports as necessary to achieve a correct setting. If you have trouble getting your computer to recognize any printer port, try the following: connect three 2 K pull-up resistors from Pins 9,8 and 7 of U3 to +5 V . This will assist "weak" printer port outputs in driving the heavy capacitance load of the printer cable. If troubles persist, try a different printer cable.

Locate the "MASTER RESET" button with the mouse and click it. This will reset the AD9850 to $0 \mathrm{~Hz}, 0$ degrees phase. The output should be a dc voltage equal to the full-scale output of the AD9850.

Locate the "CLOCK" box and place the cursor in the frequency box. Type in the clock frequency (in MHz ) that you will be applying to the AD9850. Click the LOAD button or press enter on the keyboard.
Move the cursor to the OUTPUT FREQUENCY box and type in the desired output frequency (in MHz). Click the "LOAD" button or press the enter key. The BUS MONITOR section of the control panel will show the 32-bit word that was loaded into the AD9850. Upon completion of this step, the AD9850 output should be active and outputting your frequency information.
Changing the output phase is accomplished by clicking on the "down arrow" in the OUTPUT PHASE DELAY box to make a selection and then clicking the LOAD button.
Other operational modes (Frequency Sweeping, Sleep, Serial Input) are available to the user via keyboard/mouse control.
The AD9850/FSPCB provides access into and out of the on-chip comparator via test point pairs (each pair has an active input and a ground connection). The two active inputs are labeled TP1 and TP2. The unmarked hole next to each labeled test point is a ground connection. The two active outputs are labeled TP5 and TP6. Unmarked ground connections are adjacent to each of these test points.
The AD9850/CGPCB provides BNC inputs and outputs associated with the on-chip comparator and the onboard, 5th order, 200 ohm input/output Z, elliptic 45 MHz low-pass filter. Jumpering (soldering a wire) E1 to E2, E3 to E4, and E5 to E6 connects the onboard filter and the midpoint switching voltage to the comparator. Users may elect to insert their own filter and comparator threshold voltage by removing the jumpers and inserting a filter between J7 and J6 and then providing a threshold voltage at E1.
If you choose to use the XTAL socket to supply the clock to the AD9850, you must remove R2 (a 50 ohm chip resistor). The crystal oscillator must be either TTL or CMOS (preferably) compatible.


Figure 27. AD9850/FSPCB Electrical Schematic

## COMPONENT LIST

Integrated Circuits
AD9850BRS (28-Lead SSOP)
U2, U3
Capacitors
C2-C5, C8-C10
C6, C7
Resistors
R1
R2, R4
R3, R8, R9, R10
R5
R6, R7

## Connectors

J1
J2, J3, J4
J5, J6

74HCT574 H-CMOS Octal Flip-Flop
$0.1 \mu \mathrm{~F}$ Ceramic Chip Capacitor $10 \mu \mathrm{~F}$ Tantalum Chip Capacitor
$3.9 \mathrm{k} \Omega$ Resistor
$50 \Omega$ Resistor
$2.2 \mathrm{k} \Omega$ Resistor
$25 \Omega$ Resistor
$1 \mathrm{k} \Omega$ Resistor

36-Pin D Connector
Banana Jack
BNC Connector


Figure 28. AD9850/FSPCB Evaluation Board Layout


Figure 29. AD9850/CGPCB Electrical Schematic

## COMPONENT LIST

## Integrated Circuits

U1
U2, U3

## Capacitors

C1
C2-C5, C8-C10
C6, C7
C11
C12
C13
C14
C15

AD9850BRS (28-Lead SSOP)
74HCT574 H-CMOS Octal Flip-Flop

470 pF Ceramic Chip Capacitor
$0.1 \mu \mathrm{~F}$ Ceramic Chip Capacitor
$10 \mu \mathrm{~F}$ Tantalum Chip Capacitor
22 pF Ceramic Chip Capacitor
3.3 pF Ceramic Chip Capacitor

33 pF Ceramic Chip Capacitor
8.2 pF Ceramic Chip Capacitor

22 pF Ceramic Chip Capacitor

## Resistors

R1
R2
R3, R9, R10, R11
R4, R5
R6, R7
R8
Connectors
J2, J3, J4
J5-J9

## Inductors

L1
L2
$3.9 \mathrm{k} \Omega$ Resistor $50 \Omega$ Resistor $2.2 \mathrm{k} \Omega$ Resistor $100 \mathrm{k} \Omega$ Resistor $200 \Omega$ Resistor $100 \Omega$ Resistor

Banana Jack BNC Connector

910 nH Surface Mount 680 nH Surface Mount

a. AD9850/CGPCB Top Layer

b. AD9850/CGPCB Ground Plane

c. AD9850/CGPCB Power Plane

d. AD9850/CGPCB Bottom Layer

Figure 30. AD9850/CGPCB Evaluation Board Layout

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703
    © Analog Devices, Inc., 1999

