## FEATURES

Excellent Gain Accuracy: 0.99 V/V
Wide Bandwidth: 750 MHz
Slew Rate: 1200 V/ $\mu \mathrm{s}$
Low Distortion $-65 \mathrm{dBc} @ 20 \mathrm{MHz}$
-80 dBc @ 4.3 MHz

## Settling Time

5 ns to 0.1\%
8 ns to 0.02\%
Low Noise: 2.4 nV/ $\sqrt{\mathrm{Hz}}$
Improved Source for CLC-110

## APPLICATIONS

IF/Communications
Impedance Transformations
Drives Flash ADCs
Line Driving

## GENERAL DESCRIPTION

The AD9630 is a monolithic buffer amplifier that utilizes a patented, innovative, closed-loop design technique to achieve exceptional gain accuracy, wide bandwidth, and low distortion. Slew rate limiting has been overcome as indicated by the $1200 \mathrm{~V} / \mu \mathrm{s}$ slew rate; this improvement allows the user greater flexibility in wideband and pulse applications. The second harmonic distortion terms for an analog input tone of 4.3 MHz and 20 MHz are -80 dBc and -66 dBc , respectively. Clearly, the AD9630 establishes a new standard by combining outstanding dc and dynamic performance in one part.

PIN CONFIGURATION


NOTE: FOR BEST SETTLING TIME PERFORMANCE USE OPTIONAL POWER SUPPLIES. ALL SPECIFICATIONS ARE BASED ON USING SINGLE $\pm V_{S}$ CONNECTIONS, EXCEPT FOR SETTLING TIME TO $0.02 \%$ AND SMALL SIGNAL S21. CONSULT THE FACTORY FOR VERSIONS WITH OPTIONAL POWER SUPPLY PINS DISCONNECTED INTERNAL TO THE PACKAGE.

The large signal bandwidth, low distortion over frequency, and drive capabilities of the AD9630 make the buffer an ideal flash ADC driver. The AD9630 provides better signal fidelity than many of the flash ADCs that it has been designed to drive.
Other applications that require increased current drive at unity voltage gain (such as cable driving) benefit from the AD9630's performance.
The AD9630 is available in plastic DIP (N) and SOIC (R).

[^0]
## REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com

AD9630-SPECIFICATIONS


| Parameter | Conditions | Temp | Test Level | AD9630AN/AR |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| DC SPECIFICATIONS |  |  |  |  |  |  |  |
| Output Offset Voltage |  | $+25^{\circ} \mathrm{C}$ | I | -8 | $\pm 3$ | +8 | mV |
| Offset Voltage TC |  | Full | IV | -40 | $\pm 8$ | +40 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  | $+25^{\circ} \mathrm{C}$ | I | -25 | $\pm 2$ | +25 | $\mu \mathrm{A}$ |
| Bias Current TC |  | Full | IV | -100 | $\pm 20$ | +100 | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Input Resistance |  | +25 to $\mathrm{T}_{\mathrm{MAX}}$ | II | 300 | 450 |  | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{T}_{\text {MIN }}$ | VI | 150 | 250 |  | $\mathrm{k} \Omega$ |
| Input Capacitance |  | $+25^{\circ} \mathrm{C}$ | V |  | 1.0 |  | pF |
| Gain | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ p-p | +25 to $\mathrm{T}_{\mathrm{MAX}}$ | II | 0.983 | 0.990 |  | V/V |
|  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{Vp-p}$ | $\mathrm{T}_{\text {MIN }}$ | VI | 0.980 | 0.985 |  | V/V |
| Output Voltage Range |  | Full | VI | +3.2 | $\pm 3.6$ | -3.2 | V |
| Output Current ( $50 \Omega$ Load) |  | +25 to $\mathrm{T}_{\mathrm{MAX}}$ | II | 50 |  |  | mA |
|  |  | $\mathrm{T}_{\mathrm{MIN}}$ | VI | 40 |  |  | mA |
| Output Impedance | At DC | $+25^{\circ} \mathrm{C}$ | V |  | 0.6 |  | $\Omega$ |
| PSRR | $\Delta \mathrm{V}_{\text {S }}= \pm 5 \%$ | Full | VI | 44 | 55 |  | dB |
| DC Nonlinearity | $\pm 2 \mathrm{~V}$ Full Scale | $+25^{\circ} \mathrm{C}$ | V |  | 0.03 |  | \% |
|  |  |  |  |  |  |  |  |
| Bandwidth ( -3 dB ) |  |  |  |  |  |  |  |
| Small Signal | $\mathrm{V}_{\mathrm{O}} \leq 0.7 \mathrm{~V}$ p-p | $\mathrm{T}_{\text {MIN }}$ to +25 | II |  | 750 |  |  |
|  | $\mathrm{V}_{\mathrm{O}} \leq 0.7 \mathrm{~V} \mathrm{p}-\mathrm{p}$ | $\mathrm{T}_{\text {MAX }}$ | II | $330$ | 550 |  | $\mathrm{MHz}$ |
| Large Signal | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V} \mathrm{p}-\mathrm{p}$ | $\mathrm{T}_{\text {MIN }}$ to +25 | V |  | 120 |  | MHz |
|  | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{Vp}-\mathrm{p}$ | $\mathrm{T}_{\mathrm{MAX}}$ | V |  | 105 |  | MHz |
| Output Peaking | $\leq 200 \mathrm{MHz}$ | Full | II |  | 0.4 | 1.2 | dB |
| Output Rolloff | $\leq 200 \mathrm{MHz}$ | Full | II |  | 0 | 0.3 | dB |
| Group Delay | DC to 150 MHz | $+25^{\circ} \mathrm{C}$ | V |  | 0.7 |  | ns |
| Linear Phase Deviation | DC to 150 MHz | $+25^{\circ} \mathrm{C}$ | V |  | 0.7 |  | Degrees |
| 2nd Harmonic Distortion | 2 V p-p; 4.3 MHz | Full | IV |  | -80 | -73 | dBc |
|  | 2 V p-p; 20 MHz | Full | IV |  | -66 | -58 | dBc |
|  | 2 V p-p; 50 MHz | Full | II |  | -52 | -43 | dBc |
| 3rd Harmonic Distortion | $2 \mathrm{Vp}-\mathrm{p} ; 4.3 \mathrm{MHz}$ | Full | IV |  | -86 | -79 | dBc |
|  | 2 V p-p; 20 MHz | Full | IV |  | -75 | -68 | dBc |
|  | 2 V p-p; 50 MHz | $\mathrm{T}_{\text {MIN }}$ to +25 | II |  | -47 | -41 | dBc |
|  | 2 V p-p; 50 MHz | $\mathrm{T}_{\mathrm{MAX}}$ | II |  | -46 | -40 | dBc |
| Spectral Input Noise Voltage | 10 MHz | $+25^{\circ} \mathrm{C}$ | V |  | 2.4 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Integrated Output Noise | $100 \mathrm{kHz}-200 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ | V |  | 32 |  | $\mu \mathrm{V}$ |
| TIME DOMAIN |  |  |  |  |  |  |  |
| Slew Rate | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ Step | $+25^{\circ} \mathrm{C}$ | IV | 700 | 1200 |  | V/ $/ \mathrm{s}$ |
| Rise/Fall Time | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ Step | $+25^{\circ} \mathrm{C}$ | IV |  | 1.1 | 1.7 | ns |
|  | $\mathrm{V}_{\text {Out }}=1 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | IV |  | 1.3 | 1.9 | ns |
|  | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ Step | $+25^{\circ} \mathrm{C}$ | IV |  | 4.2 | 5.7 | ns |
|  | $\mathrm{V}_{\text {Out }}=5 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | IV |  | 5.0 | 6.5 |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| To 0.1\% | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MIN }}$ to +25 | IV |  | 6 | 10 | ns |
|  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MAX }}$ | IV |  |  | 12 |  |
| To $0.02 \%{ }^{4}$ | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MIN }}$ to +25 | IV |  | 8 |  | ns |
|  | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ Step | $\mathrm{T}_{\text {MAX }}$ | V |  | 12 |  | ns |
| Differential Gain | 4.4 MHz | $+25^{\circ} \mathrm{C}$ | V |  | 0.015 |  |  |
| Differential Phase | 4.4 MHz | $+25^{\circ} \mathrm{C}$ | V |  | 0.025 |  | Degree |
| SUPPLY CURRENTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}\left(+\mathrm{I}_{\text {S }}\right)$ | $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ | Full | II |  | 19 | 26 | mA |
| $\mathrm{V}_{\text {EE }}\left(-\mathrm{I}_{\mathrm{S}}\right)$ | $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$ | Full | II |  | 19 | 26 | mA |

[^1]
## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

Supply Voltages ( $\pm \mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 7 \mathrm{~V}$
Continuous Output Current ${ }^{2}$. . . . . . . . . . . . . . . . . . . . 70 mA
Temperature Range over Which Specifications Apply
AD9630AN/AR . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Soldering Temperature ( 10 sec ) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Storage Temperature
AD9630AN/AR . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature ${ }^{3}$

AD9630AN/AR
$+150^{\circ} \mathrm{C}$

## NOTES

${ }^{1}$ Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
${ }^{2}$ Output is short-circuit protected to ground, but not to supplies. Prolonged short circuit to ground may affect device reliability.
${ }^{3}$ Typical thermal impedances (part soldered onto board): Plastic DIP (N): $\theta_{\mathrm{JA}}=$ $110^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=30^{\circ} \mathrm{C} / \mathrm{W} ; \operatorname{SOIC}(\mathrm{R}): \theta_{\mathrm{J} A}=155^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=40^{\circ} \mathrm{C} / \mathrm{W}$.

## ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD9630AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Plastic DIP | N-8 |
| AD9630AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | SO-8 |
| AD9630AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | SO-8 |

## EXPLANATION OF TEST LEVELS

## Test Level

I $100 \%$ Production tested.
II $100 \%$ Production tested at $+25^{\circ} \mathrm{C}$ and sample tested at specified temperatures. AC testing of AN and AR grades done on sample basis only.
III Sample tested only.
IV Parameter is guaranteed by design and characterization testing.
V Typical value.
VI S Versions are $100 \%$ production tested at temperature extremes. Other grades are sample tested at extremes.


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9630 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## THEORY OF OPERATION

The AD9630 is a wide-bandwidth, closed-loop, unity-gain buffer that makes use of a new voltage-feedback architecture. This architecture brings together wide bandwidth and high slew rate along with exceptional dc linearity. Most previous widebandwidth buffers achieved their bandwidth by utilizing an open-loop topology which sacrificed both dc linearity and frequency distortion when driven into low load impedances. The design's high loop correction factor radically improves dc linearity and distortion characteristics without diminishing bandwidth. This, in combination with high slew rate, results in exceptionally low distortion over a wide frequency range.
The AD9630 is an excellent choice to drive high speed and high resolution analog-to-digital converters. Its output stage is designed to drive high speed flash converters with minimal or no series resistance. A current booster built into the output driver helps to maintain low distortion.

Parasitic or load capacitance ( $>7 \mathrm{pF}$ ) connected directly to the AD9630 output will result in frequency peaking. A small series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) connected between the buffer output and capacitive load will negate this effect. Figure 1 shows the optimal value of $R_{S}$ as a function of $C_{L}$ to obtain the flattest frequency response. Figure 2 illustrates frequency response for various capacitive loads utilizing the recommended $\mathrm{R}_{\mathrm{s}}$.


Figure 1. Recommended $R_{S}$ vs. $C_{L}$


Figure 2. Frequency Response vs. $C_{L}$ with Recommended $R_{S}$

In pulse mode applications, with $\mathrm{R}_{\mathrm{S}}$ equal to approximately $12 \Omega$, capacitive loads of up to 50 pF can be driven with minimal settling time degradation.
The output stage has short circuit protection to ground. The output driver will shut down if more than approximately 130 mA of instantaneous sink or source current is reached. This level of current ensures that output clipping will not result when driving heavy capacitive loads during high slew conditions, although average load currents above 70 mA may reduce device reliability.

## LAYOUT CONSIDERATIONS

Due to the high frequency operation of the AD9630 attention to board layout is necessary to achieve optimum dynamic performance. A two ounce copper ground plane on the top side of the board is recommended; it should cover as much of the board as possible with appropriate openings for supply decoupling capacitors as well as for load and source termination resistors, (see Figure 3).
Optimum settling time and ac performance results will be achieved with surface mount $0.1 \mu \mathrm{~F}$ supply decoupling ceramic chip capacitors mounted within 50 mils of the corresponding device pins with the other side soldered directly to the ground plane. For best high resolution ( $<0.02 \%$ ) settling times, the optional power supply pins should be decoupled as shown above. If the optional power supply pins are not used, they should be left open.
If surface mount capacitors cannot be used, radial lead ceramic capacitors with leads less than 30 mils long are recommended. Low frequency power supply decoupling is necessary and can be accomplished with $4.7 \mu \mathrm{~F}$ tantalum capacitors mounted within 0.5 inches of the supply pins. Due to the series inductance of these capacitors interacting with the $0.1 \mu \mathrm{~F}$ capacitors and power supply leads, high frequency oscillations might appear on
the device output. To avoid this occurrence, the power supply leads should be tightly twisted (if appropriate). Ferrite beads mounted between the tantalum and ceramic capacitors will serve the same purpose.
All unused pins (except the optional power supply pins) should be connected to ground to reduce pin-to-pin capacitive coupling and prevent external RF interference. If the source and drive electronics require "remote" operation ( $>1$ inch from the AD9630), the PC board line impedances should be matched with the buffer input and output resistances. Basic microstrip techniques should be observed. $\mathrm{R}_{\mathrm{IN}}$ and $\mathrm{R}_{\mathrm{S}}$ should be connected as close to the AD9630 as possible.
With only minimal pulse overshoot and ringing, the AD9630 can drive terminated cables directly without the use of an output termination resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$. Termination resistors ( $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{R}_{\mathrm{IN}}$ ) can be either standard carbon composition or microwave type. For matching characteristic impedances, precision microwave resistors of $1 \%$ or better tolerance are preferred.
The AD9630 should be soldered directly to the PC board with as little vertical clearance as possible. The use of zero insertion sockets is strongly discouraged because of the high effective pin inductances. Use of this type socket will result in peaking and possibly induce oscillation.


Figure 3. AD9630 Application Circuit


Figure 4. Endpoint DC Linearity


Figure 7. PSRR vs. Frequency


Figure 10. Forward Gain and Phase


Figure 5. Input Impedance


Figure 8. 2-Tone Intermodulation Distortion


Figure 11. Frequency Response vs. $R_{\text {LOAD }}$


Figure 6. Output Impedance


Figure 9. Offset Voltage and Bias Current vs. Temperature


Figure 12. Small-Signal Pulse Response


Figure 13. Short-Term Settling Time


Figure 16. Harmonic Distortion $V_{\text {OUT }}=4 V p-p$


Figure 14. Long-Term Settling Time


Figure 15. Large-Signal Pulse Response

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



[^0]:    *Protected under U.S. patent numbers 5,150,074 and 5,537,079.

[^1]:    NOTES
    ${ }^{1}$ Short-term settling with $50 \Omega$ source impedance.
    Specifications subject to change without notice.

