

THE INFINITE POWER OF INNOVATION

LX8382-xx/8382A-xx

10A LOW DROPOUT POSITIVE REGULATORS

PRODUCTION DATA SHEET

DESCRIPTION

The LX8382/8382A series ICs are positive regulators designed to provide 10A output current. All internal circuitry is designed to operate down to a 1V input-to-output differential, so the LX8382/82A can operate with greater efficiency than previously available devices. The dropout voltage for each product is fully specified as a function of load current. **Dropout is guaranteed at a maximum of 1.4V** for the LX8382 and 1.2V for the LX8382A at maximum output current, decreasing at lower load currents.

Fixed versions are also available and specified in the Available Options table below. The LX8382/82A have 1% initial voltage reference accuracy and

2% over line, load and temperature.

The LX8382/82A series devices are pin-compatible with earlier 3-terminal regulators, such as the 117 series products. While a 10µF output capacitor is required on both input and output of these new devices, this capacitor is generally included in most regulator designs.

The LX8382/82A series quiescent current flows into the load, thereby increasing efficiency. This feature contrasts with PNP regulators, where up to 10% of the output current is wasted as quiescent current. The LX8382/82A-xxC is specified over the commercial range of 0°C to +125°C.

KEY FEATURES


- THREE-TERMINAL ADJUSTABLE OR FIXED OUTPUT VOLTAGE
- GUARANTEED < 1.4V HEADROOM AT 10A (LX8382)
- GUARANTEED < 1.2V HEADROOM AT 10A (LX8382A)
- OUTPUT CURRENT OF 10A MINIMUM
- 0.015% LINE REGULATION
- 0.15% LOAD REGULATION
- EVALUATION BOARD AVAILABLE:
 REQUEST LXE9001 EVALUATION KIT

APPLICATIONS

- PENTIUM® PROCESSOR APPLICATIONS
- POST REGULATORS FOR SWITCHING POWER SUPPLIES
- BATTERY CHARGERS
- CONSTANT CURRENT REGULATORS
- CYRIX® 6x86TM
- AMD-K6TM
- HIGH-CURRENT MICROPROCESSORS

PRODUCT HIGHLIGHT

3.3V, 10A REGULATOR



Application of the LX8382 for a high-current microprocessor (e.g. AMD-K6) with less than 130mV dynamic response to a 7.5A load transient.

AVAILABLE OPTIONS PER PART

Part #	Output Voltage
LX8382/8382A-00	Adjustable
LX8382/8382A-33	3.3V

Other voltage options may be available — Please contact factory for details.

	PACKAGE ORDER INFORMATION						
,	T _A (°C)	Dropout Voltage	Plastic TO-220 3-pin	V Plastic TO-247 3-terminal			
	0 4- 105	1.4V	LX8382-xxCP	LX8382-xxCV			
	0 to 125	1.2V	LX8382A-xxCP	LX8382A-xxCV			

"xx" refers to output voltage, please see table above.

FOR FURTHER INFORMATION CALL (714) 898-8121

PRODUCTION DATA SHEET


Power Dissipation Internally Limited Input Voltage 10V Input to Output Voltage Differential 10V Maximum Output Current 10A Operating Junction Temperature Plastic (P & V Packages) 150°C Storage Temperature Range -65°C to 150°C Lead Temperature (Soldering, 10 seconds) 300°C Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect


Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.

THERMAL DATA P PACKAGE: THERMAL RESISTANCE-JUNCTION TO TAB, $\theta_{_{JT}}$ THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$ V PACKAGE: THERMAL RESISTANCE-JUNCTION TO TAB, $\theta_{_{JT}}$ THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$ 1.6°C/W THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$ 35°C/W

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$. The θ numbers are guidelines for the thermal performance of the device/pc-br

The θ_{JA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.





PRODUCTION DATA SHEET

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for the LX8382/8382A-xxC with $0^{\circ}C \le T_{A} \le 125^{\circ}C$; $V_{IN} - V_{OUT} = 3V$; $I_{OUT} = 10A$. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

LX8382-00 (Adjustable)

Parameter	Symbol	nbol Test Conditions		LX8382-00		
raidilietei	Sylliooi			Тур.	Max.	Units
Reference Voltage (Note 4)	V _{REF}	$I_{OUT} = 10$ mA, $T_A = 25$ °C	1.238	1.250	1.262	٧
		$10\text{mA} \le I_{\text{OUT}} \le I_{\text{OUT (MAX)}}, 1.5\text{V} \le (V_{\text{IN}} - V_{\text{OUT}}), V_{\text{IN}} \le 10\text{V}, P \le P_{\text{MAX}}$	1.225	1.250	1.270	٧
Line Regulation (Note 2)	$\Delta V_{REF}(V_{IN})$	$1.5V \le (V_N - V_{OUT}), V_N \le 7V$		0.015	0.2	%
Load Regulation (Note 2)	ΔV_{REF}	$V_{OUT} \ge V_{REF}, V_{IN} - V_{OUT} = 3V, 10mA \le I_{OUT} \le 10A, T_{A} = 25$ °C		0.15	0.4	%
	(I _{OUT})	$V_{N} - V_{OUT} = 3V, 10mA \le I_{OUT} \le 10A$		0.3	0.5	%
Thermal Regulation	$\Delta V_{OUT}(Pwr)$	T _A = 25°C, 20ms pulse		0.01	0.02	%/W
Ripple Rejection (Note 3)		$V_{OUT} = 5V$, f =120Hz, $C_{OUT} = 100\mu f$ Tantalum, $V_{IN} = 6.5V$	65	83		dB
		$C_{ADJ} = 10\mu F$, $T_A = 25^{\circ}C$, $I_{OUT} = 10A$				
Adjust Pin Current	I _{ADJ}			55	100	μΑ
Adjust Pin Current Change (Note 4)	ΔI_{ADJ}	$10mA \le I_{OUT} \le I_{OUT (MAX)}, 1.5V \le (V_{IN} - V_{OUT}), V_{IN} \le 10V$		0.2	5	μΑ
Dropout Voltage LX8382-00	ΔV	$\Delta V_{REF} = 1\%$, $I_{OUT} = 10A$		1.2	1.4	٧
LX8382A-00		$\Delta V_{REF} = 1\%$, $I_{OUT} = 10A$		1.1	1.2	٧
Minimum Load Current	I _{OUT (MIN)}	$V_N \le 10V$		2	10	mA
Maximum Output Current	I _{OUT (MAX)}	$(V_N - V_{OUT}) \le 7V$	10	12		Α
Temperature Stability (Note 3)	ΔV_{OUT} (T)			0.25		%
Long Term Stability (Note 3)		T _A = 125°C, 1000 hours		0.3	1	%
RMS Output Noise (% of V _{OUT}) (Note 3)		$T_A = 25$ °C, $10Hz \le f \le 10kHz$		0.003		%

LX8382-33 (3.3V Fixed)

Parameter	Symbol	Test Conditions	LX8382-33			Units
Parameter Symbol		rest conditions	Min.	Тур.	Max.	Units
Output Voltage (Note 4)	V _{OUT}	$V_{IN} = 5V$, $I_{OUT} = 0mA$, $T_{A} = 25$ °C	3.267	3.3	3.333	٧
		$4.75V \le V_{IN} \le 10V$, $0mA \le I_{OUT} \le 10A$, $P \le P_{MAX}$	3.235	3.3	3.365	٧
Line Regulation (Note 2)	$\Delta V_{OUT}(V_{IN})$	$4.75V \le V_{IN} \le 7V$		1	6	m۷
Load Regulation (Note 2)	$\Delta V_{OUT} (I_{OUT})$	$V_{IN} = 5V$, $0mA \le I_{OUT} \le I_{OUT (MAX)}$		5	15	m۷
Thermal Regulation	ΔV _{out} (Pwr)	T _A = 25°C, 20ms pulse		0.01	0.02	% / W
Ripple Rejection (Note 3)		C _{OUT} = 100μF (Tantalum), I _{OUT} = 10A	60	83		dB
Quiescent Current	Iq	$0mA \le I_{OUT} \le I_{OUT (MAX)}$, $4.75V \le V_{IN} \le 10V$		4	10	mA
Dropout Voltage LX8382-33	ΔV	$\Delta V_{OUT} = 1\%$, $I_{OUT} \le I_{OUT (MAX)}$, $V_{IN} \le 7V$			1.4	٧
LX8382A-33		$\Delta V_{OUT} = 1\%$, $I_{OUT} \le I_{OUT (MAX)}$, $V_{IN} \le 7V$			1.2	٧
Maximum Output Current	I _{OUT (MAX)}	$V_N \le 7V$	10	12		Α
Temperature Stability (Note 3)	$\Delta V_{OUT}(T)$			0.25	1	%
Long Term Stability (Note 3)	$\Delta V_{OUT}(t)$	T _A = 125°C, 1000 hours		0.3		%
RMS Output Noise (% of V _{OUT}) (Note 3) V _{OUT (RMS)}	$T_A = 25^{\circ}C, 10Hz \le f \le 10kHz$		0.003		%

- Note 2. Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
- Note 3. These parameters, although guaranteed, are not tested in production.
- Note 4. See Maximum Output Current Section above.



PRODUCTION DATA SHEET

APPLICATION NOTES

The LX8382/8382A series ICs are easy to use Low-Dropout (LDO) voltage regulators. They have all of the standard self-protection features expected of voltage regulators: short circuit protection, safe operating area protection and automatic thermal shutdown if the device temperature rises above approximately 165°C.

Use of an output capacitor is REQUIRED with the LX8382/82A series. Please see the table below for recommended minimum capacitor values.

These regulators offer a more tightly controlled reference voltage tolerance and superior reference stability when measured against the older pin-compatible regulator types that they replace.

STABILITY

The output capacitor is part of the regulator's frequency compensation system. Many types of capacitors are available, with different capacitance value tolerances, capacitance temperature coefficients, and equivalent series impedances. For all operating conditions, connection of a 220 μ F aluminum electrolytic capacitor or a 47 μ F solid tantalum capacitor between the output terminal and ground will guarantee stable operation.

If a bypass capacitor is connected between the output voltage adjust (ADJ) pin and ground, ripple rejection will be improved (please see the section entitled "RIPPLE REJECTION"). When ADJ pin bypassing is used, the required output capacitor value increases. Output capacitor values of $220\mu F$ (aluminum) or $47\mu F$ (tantalum) provide for all cases of bypassing the ADJ pin. If an ADJ pin bypass capacitor is not used, smaller output capacitor values are adequate. The table below shows recommended minimum capacitance values for stable operation.

RECOMMENDED CAPACITOR VALUES

INPUT	OUTPUT	ADJ
10µF	15μF Tantalum, 100μF Aluminum	None
10µF	47μF Tantalum, 220μF Aluminum	1 <i>5</i> μF

In order to ensure good transient response from the power supply system under rapidly changing current load conditions, designers generally use several output capacitors connected in parallel. Such an arrangement serves to minimize the effects of the parasitic resistance (ESR) and inductance (ESL) that are present in all capacitors. Cost-effective solutions that sufficiently limit ESR and ESL effects generally result in total capacitance values in the range of hundreds to thousands of microfarads, which is more than adequate to meet regulator output capacitor specifications. Output capacitance values may be increased without limit.

The circuit shown in Figure 1 can be used to observe the transient response characteristics of the regulator in a power system under changing loads. The effects of different capacitor types and values on transient response parameters, such as overshoot and undershoot, can be quickly compared in order to develop an optimum solution.




FIGURE 1 — DYNAMIC INPUT and OUTPUT TEST

OVERLOAD RECOVERY

Like almost all IC power regulators, the LX8382 regulators are equipped with Safe Operating Area (SOA) protection. The SOA circuit limits the regulator's maximum output current to progressively lower values as the input-to-output voltage difference increases. By limiting the maximum output current, the SOA circuit keeps the amount of power that is dissipated in the regulator itself within safe limits for all values of input-to-output voltage within the operating range of the regulator. The LX8382 SOA protection system is designed to be able to supply some output current for all values of input-to-output voltage, up to the device breakdown voltage.

Under some conditions, a correctly operating SOA circuit may prevent a power supply system from returning to regulated operation after removal of an intermittent short circuit at the output of the regulator. This is a normal mode of operation which can be seen in most similar products, including older devices such as 7800 series regulators. It is most likely to occur when the power system input voltage is relatively high and the load impedance is relatively low.

When the power system is started "cold", both the input and output voltages are very close to zero. The output voltage closely follows the rising input voltage, and the input-to-output voltage difference is small. The SOA circuit therefore permits the regulator to supply large amounts of current as needed to develop the designed voltage level at the regulator output. Now consider the case where the regulator is supplying regulated voltage to a resistive load under steady state conditions. A moderate input-to-output voltage appears across the regulator but the voltage difference is small enough that the SOA circuitry allows sufficient current to flow through the regulator to develop the designed output voltage across the load resistance. If the output resistor is short-circuited to ground, the input-to-output voltage difference across the regulator suddenly becomes larger by the amount of voltage that had appeared across the load resistor. The SOA circuit reads the increased input-tooutput voltage, and cuts back the amount of current that it will permit the regulator to supply to its output terminal. When the short circuit across the output resistor is removed, all the regulator output current will again flow through the output resistor. The maximum current that the regulator can supply to the resistor will be limited by the SOA circuit, based on the large input-to-output voltage across the regulator at the time the short circuit is removed from the output.



PRODUCTION DATA SHEET

APPLICATION NOTES

OVERLOAD RECOVERY (continued)

If this limited current is not sufficient to develop the designed voltage across the output resistor, the voltage will stabilize at some lower value, and will *never* reach the designed value. Under these circumstances, it may be necessary to cycle the input voltage down to zero in order to make the regulator output voltage return to regulation.

RIPPLE REJECTION

Ripple rejection can be improved by connecting a capacitor between the ADJ pin and ground. The value of the capacitor should be chosen so that the impedance of the capacitor is equal in magnitude to the resistance of R1 *at the ripple frequency*. The capacitor value can be determined by using this equation:

$$C = 1 / (6.28 * F_p * R1)$$

where: $C \equiv \text{the value of the capacitor in Farads};$

select an equal or larger standard value.

 F_R = the ripple frequency in Hz R1 = the value of resistor R1 in ohms

At a ripple frequency of 120Hz, with R1 = 100Ω :

$$C = 1 / (6.28 * 120 Hz * 100 \Omega) = 13.3 \mu F$$

The closest equal or larger standard value should be used, in this case, $15\mu F$.

When an ADJ pin bypass capacitor is used, output ripple amplitude will be essentially independent of the output voltage. If an ADJ pin bypass capacitor is not used, output ripple will be proportional to the ratio of the output voltage to the reference voltage:

$$M = V_{OUT}/V_{REF}$$

where: $M \equiv a$ multiplier for the ripple seen when the ADJ pin is optimally bypassed.

$$V_{RFF} = 1.25V.$$

For example, if V_{OLT} = 2.5V the output ripple will be:

$$M = 2.5V/1.25V= 2$$

Output ripple will be twice as bad as it would be if the ADJ pin were to be bypassed to ground with a properly selected capacitor.

OUTPUT VOLTAGE

The LX8382/82A ICs develop a 1.25V reference voltage between the output and the adjust terminal (See Figure 2). By placing a resistor, R1, between these two terminals, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally this current is the specified minimum load current of 10mA. Because I_{ADJ} is very small and constant when compared with the current through R1, it represents a small error and can usually be ignored.




FIGURE 2 — BASIC ADJUSTABLE REGULATOR

LOAD REGULATION

Because the LX8382/82A regulators are three-terminal devices, it is not possible to provide true remote load sensing. Load regulation will be limited by the resistance of the wire connecting the regulator to the load. The data sheet specification for load regulation is measured at the bottom of the package. Negative side sensing is a true Kelvin connection, with the bottom of the output divider returned to the negative side of the load. Although it may not be immediately obvious, best load regulation is obtained when the top of the resistor divider, (R1), is connected *directly* to the case of the regulator, *not to the load*. This is illustrated in Figure 3. If R1 were connected to the load, the effective resistance between the regulator and the load would be:

$$R_{peff} = R_p * \left(\frac{R2+R1}{R1}\right)$$

where: $R_p \equiv Actual parasitic line resistance.$

When the circuit is connected as shown in Figure 3, the parasitic resistance appears as its actual value, rather than the higher $R_{p_{\rm eff}}$.




FIGURE 3 — CONNECTIONS FOR BEST LOAD REGULATION

PRODUCTION DATA SHEET

APPLICATION NOTES

LOAD REGULATION (continued)

Even when the circuit is optimally configured, parasitic resistance can be a significant source of error. A 100 mil (2.54 mm) wide PC trace built from 1 oz. copper-clad circuit board material has a parasitic resistance of about 5 milliohms per inch of its length at room temperature. If a 3-terminal regulator used to supply 2.50 volts is connected by 2 inches of this trace to a load which draws 5 amps of current, a 50 millivolt drop will appear between the regulator and the load. Even when the regulator output voltage is precisely 2.50 volts, the load will only see 2.45 volts, which is a 2% error. It is important to keep the connection between the regulator output pin and the load as short as possible, and to use wide traces or heavy-gauge wire.

The minimum specified output capacitance for the regulator should be located near the reglator package. If several capacitors are used in parallel to construct the power system output capacitance, any capacitors beyond the minimum needed to meet the specified requirements of the regulator should be located near the sections of the load that require rapidly-changing amounts of current. Placing capacitors near the sources of load transients will help ensure that power system transient response is not impaired by the effects of trace impedance.

To maintain good load regulation, wide traces should be used on the input side of the regulator, especially between the input capacitors and the regulator. Input capacitor ESR must be small enough that the voltage at the input pin does not drop below $V_{\mbox{\tiny IN\mbox{\sc (MIN)}}}$ during transients.

$$V_{IN (MIN)} = V_{OUT} + V_{DROPOUT (MAX)}$$

where: $V_{IN\ (MIN)}$ = the lowest allowable instantaneous voltage at the input pin.

 $V_{\mbox{\scriptsize OUT}}$ = the designed output voltage for the power supply system.

 $V_{\text{DROPOUT (MAX)}} \equiv \text{the specified dropout voltage}$ for the installed regulator.

THERMAL CONSIDERATIONS

The LX8382 regulators have internal power and thermal limiting circuitry designed to protect each device under overload conditions. For continuous normal load conditions, however, maximum junction temperature ratings must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. This includes junction to case, case to heat sink interface, and heat sink thermal resistance itself.

Junction-to-case thermal resistance is specified from the IC junction to the back surface of the case directly opposite the die. This is the lowest resistance path for heat flow. Proper mounting is required to ensure the best possible thermal flow from this area of the package to the heat sink. Thermal compound at the case-to-heat-sink interface is strongly recommended. If the case of the device must be electrically isolated, a thermally conductive spacer

can be used, as long as its added contribution to thermal resistance is considered. Note that the case of all devices in this series is electrically connected to the output.

Example

Given: $V_{IN} = 5V$ $V_{OUT} = 2.8V$, $I_{OUT} = 5.0A$ Ambient Temp., $T_{A} = 50$ °C $R_{\theta JT} = 2.7$ °C/W for TO-220 300 ft/min airflow available

Find: Proper Heat Sink to keep IC's junction temperature below 125°C.**

Solution: The junction temperature is:

$$T_{I} = P_{D} (R_{\theta IT} + R_{\theta CS} + R_{\theta SA}) + T_{A}$$

where: $P_D \equiv Dissipated power$.

 $R_{\theta JT} \equiv$ Thermal resistance from the junction to the mounting tab of the package.

R_{BCS} ≡ Thermal resistance through the interface between the IC and the surface on which it is mounted. (1.0°C/W at 6 in-lbs mounting screw torque.)

 $R_{\theta SA} \equiv$ Thermal resistance from the mounting surface to ambient (thermal resistance of the heat sink).

 $T_s \equiv \text{Heat sink temperature.}$

First, find the maximum allowable thermal resistance of the heat sink:

$$\begin{split} R_{\theta SA} &= \frac{T_{J} - T_{A}}{P_{D}} - (R_{\theta JT} + R_{\theta CS}) \\ P_{D} &= (V_{IN(MAX)} - V_{OUT}) I_{OUT} = (5.0V - 2.8V) * 5.0A \\ &= 11.0W \\ R_{\theta SA} &= \frac{125^{\circ}C - 50^{\circ}C}{(5.0V - 2.8V) * 5.0A} - (2.7^{\circ}C/W + 1.0^{\circ}C/W) \\ &= 3.1^{\circ}C/W \end{split}$$

Next, select a suitable heat sink. The selected heat sink must have $R_{\theta SA} {\le} 3.1^{\circ} \text{C/W}$. Thermalloy heatsink 6296B has $R_{\theta SA} {=} 3.0^{\circ} \text{C/W}$ with 300ft/min air flow.

Finally, verify that junction temperature remains within specification using the selected heat sink:


$$T_r = 11W (2.7^{\circ}C/W + 1.0^{\circ}C/W + 3.0^{\circ}C/W) + 50^{\circ}C = 124^{\circ}C$$


** Although the device can operate up to 150°C junction, it is recommended for long term reliability to keep the junction temperature below 125°C whenever possible.



PRODUCTION DATA SHEET

TYPICAL APPLICATIONS





* Needed if device is far from filter capacitors.

**
$$V_{OUT} = 1.25V \left(1 + \frac{R2}{R1}\right)$$

FIGURE 4 — IMPROVING RIPPLE REJECTION

FIGURE 5 — 1.2V - 8V ADJUSTABLE REGULATOR




FIGURE 6 — 5V REGULATOR WITH SHUTDOWN




FIGURE 7 — FIXED 3.3V OUTPUT REGULATOR

Note A:
$$V_{IN (MIN)}$$
 = (Intended V_{OUT}) + ($V_{DROPOUT (MAX)}$)

Pentium is a registered trademark of Intel Corporation.

Cyrix is a registered trademark and 6x86 is a trademark of Cyrix Corporation. K6 is a trademark of AMD.

PRODUCTION DATA - Information contained in this document is proprietary to Linfinity, and is current as of publication date. This document may not be modified in any way without the express written consent of Linfinity. Product processing does not necessarily include testing the all parameters. Linfinity reserves the right to change the configuration and performance of the product and to discontine product at any office of the product and the discontine product at any office of the product and the discontine product at any office of the product and the discontine product and the discontine product at any office of the product and the discontine product at any office of the product and the discontine product at any office of the product and the discontine product any office of the product and the discontine product and the product and

