

CONFIDENTIAL

ACS8582

Synchronous Equipment Timing Source for Stratum 3/4E and SMC Systems

ADVANCED COMMS & SENSING

FINAL

DATASHEET

About this <u>Datasheet</u>

Welcome to the datasheet for the Semtech ACS8582 integrated circuit.

The electronic edition of this datasheet contains hyperlinks that are colored blue. Click on a link to navigate directly the respective topic.

Description

The ACS8582 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH Network Element. The device generates SONET or SDH Equipment Clocks (SEC) and Frame Synchronization clocks. The ACS8582 is fully compliant with the required international specifications and standards.

The device supports Free-run, Locked and Holdover modes, with mode selection controlled either automatically by an internal state machine or forced by register configuration. The ACS8582 accepts two independent input SEC reference clock sources from Recovered Line Clock, PDH network, and Node Synchronization.

The ACS8582 generates independent SEC and BITS clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock, with programmable pulse width and polarity. The ACS8582 includes a serial port, which can be SPI compatible, providing access to the configuration and status registers for device setup.

The ACS8582 supports IEEE 1149.1 JTAG boundary scan. The User can choose between OCXO or TCXO to define the Stratum and/or Holdover performance required.

Features

- Suitable for Stratum 3, 4E and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) applications (to Telcordia 1244-CORE Stratum 3 and GR-253, and ITU-T G.813 Options I and II specifications).
- Accepts two individual input reference clocks with robust input clock source quality monitoring for TO path.
- ▶ Independent T4 DPLL with independent input.
- Simultaneously generates four output clocks, plus two Sync pulse outputs.
- Absolute Holdover accuracy better than 7.5 x 10⁻¹⁴ (instantaneous); holdover stability defined by choice of external XO.
- ▶ Programmable PLL bandwidth, for wander and jitter tracking/attenuation, 0.1 Hz to 70 Hz in 10 steps.
- > Automatic hit-less source switchover on loss of input
- ▶ Serial SPI compatible interface.
- Single 3.3 V operation.

References to Standards


All standards referred to in this datasheet are listed in References and Associated Documents.

FINAL

DATASHEET

Block Diagram

Figure 1 Block Diagram of the ACS8582





FINAL

DATASHEET

Table of Contents

Section	Page
About this Datasheet	1
Description	1
Features	1
References to Standards	1
Block Diagram	2
Pin Diagram	5
Pin Description	6
Introduction	8
General Description	8
Overview	
Input Reference Clock Ports	9
Locking Frequency Modes	10
Clock Quality Monitoring	11
Activity Monitoring	
Frequency Monitoring	
Selection of Input Reference Clock Source	
Forced Control Selection	
Automatic Control Selection	
Ultra Fast Switching	14
Fast External Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Modes of Operation	
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Holdover Mode	
Pre-locked2 Mode	
DPLL Architecture and Configuration	
TO DPLL Main Features	
T4 DPLL Main Features	
TO DPLL Automatic Bandwidth Controls	
Phase Detectors	
Phase Lock/Loss Detection	
Damping Factor Programmability	
Local Oscillator Clock	
Output Wander	
Jitter and Wander Transfer	
Phase Build-out	
Using the DPLLs for Accurate Frequency and Phase Reporting	
Output Clock Ports	
PECL/LVDS Output Port Selection	
Output Frequency Selection and Configuration	
Power-On Reset	
Serial Interface	
Register Map	
Register Organization	
Multi-word Registers	
Register Access	
Interrupt Enable and Clear	
Defaults	
Register Descriptions	




ADVANCED COMMS & SENSING	FINAL	DATASHEET
Section		Page
Electrical Specifications		100
JTAG		
Over-voltage Protection		
ESD Protection		
Latchup Protection		
Maximum Ratings		
Operating Conditions		
DC Characteristics		101
Jitter Performance		
Input/Output Timing		
Package Information		
Thermal Conditions		
Application Information		109
References and Associated Documents		
Abbreviations		
Trademark Acknowledgements		
Revision Status/History		
Notes		
Ordering Information		
Disclaimers		
Contact Information		114

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8582 Pin Diagram Synchronous Equipment Timing Source for Stratum 3/4E and SMC Systems





FINAL

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	I/O	Туре	Description
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Digital supply voltage to gates in analog section. +3.3 volts ±5%.
22	VDD_DIFF	Р	-	Digital supply voltage for differential output pins 19 and 20. +3.3 volts ±5%.
27	VDDCLMP	Р	-	Digital supply for input over-voltage clamping. Input clamped to maximum of +3.3 volts. Leave floating to override clamp and permit input voltages in excess of +3.3 volts.
32, 36, 38, 39, 45, 46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Р	-	Digital supply voltage to logic. +3.3 volts ±5%.
4	VA1+	Р	-	Analog supply voltage to clock multiplying PLL. +3.3 volts ±5%.
14, 57	VA2+, VA3+	Р	-	Analog supply voltage to output PLLs APLL2 and APLL1. ± 3.3 volts $\pm 5\%$.
15, 58	AGND3, AGND4		-	Analog ground for output PLLs APLL2 and APLL1.
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Digital ground for components in PLLs.
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Digital ground for logic.
21	GND_DIFF	Р	-	Digital ground for differential output pins 19 and 20.
1, 3	AGND1, AGND2	Р	-	Analog grounds.

 $Note...I = Input, \ O = Output, \ P = Power, \ TTL^U = TTL \ input \ with \ pull-up \ resistor, \ TTL_D = TTL \ input \ with \ pull-down \ resistor.$

Table 2 Internally Connected Pins

Pin Number	Symbol	1/0	Туре	Description
2, 16, 23, 24, 25, 26, 35, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6, IC7, IC8, IC9, IC10, IC11	-	-	Leave to float.
33	NC	-	-	Not connected.



FINAL

DATASHEET

Table 3 Other Pins

Pin Number	Symbol	I/O	Туре	Description
5	INTREQ	0	TTL/CMOS	Interrupt request: active high/low software Interrupt output.
6	REFCLK	I	TTL	Reference clock: 12.800 MHz (refer to Local Oscillator Clock).
13	SRCSW	I	TTL _D	Source switching: force fast source switching on SEC1 and SEC2.
17	FrSync	0	TTL/CMOS	Output reference: 8 kHz Frame Sync output.
18	MFrSync	0	TTL/CMOS	Output reference: 2 kHz Multi-Frame Sync output.
19, 20	O1POS, O1NEG	0	LVDS/PECL	Output reference: Programmable, default 38.88 MHz, LVDS.
29	SEC1	I	TTL _D	Input reference: Programmable, default 8 kHz.
30	SEC2	I	TTL _D	Input reference: Programmable, default 8 kHz.
34	T4_REF	I	TTL _D	Input reference: Programmable, default 19.44 MHz.
37	TRST	I	TTL _D	JTAG control reset input: TRST = 1 to enable JTAG boundary scan mode. TRST = 0 for boundary scan stand-by mode, still allowing correct device operation. If not used, connect to GND or leave floating.
41	TMS	I	TTL _D	JTAG test mode select: boundary scan enable. Sampled on rising edge of TCK. If not used, connect to VDD or leave floating.
42	CLKE	I	TTL _D	SCLK edge select: SCLK active edge select, CLKE = 1 selects falling edge of SCLK to be active.
43	SDI	I	TTL _D	Microprocessor interface address: serial data input.
44	CSB	I	TTL ^U	Chip select (active <i>low</i>): asserted <i>low</i> by the microprocessor to enable the microprocessor interface.
47	SCLK	I	TTL _D	Serial data clock: when this pin goes high, data is latched from SDI pin.
48	PORB	I	TTL ^U	Power-on reset: master reset. If PORB is forced <i>low</i> , all internal states are reset to default values.
49	TCK	ı	TTL _D	JTAG clock: boundary scan clock input.
50	TDO	0	TTL/CMOS	JTAG output: serial test data output. Updated on falling edge of TCK.
51	TDI	I	TTL _D	JTAG input: serial test data Input. Sampled on rising edge of TCK.
52	SDO	0	TTL _D	Interface address: SPI compatible serial data output.
55	02	0	TTL/CMOS	Output reference 2: programmable, default 38.88 MHz.
56	03	0	TTL/CMOS	Output reference 3: programmable, default 19.44 MHz.
59	04	0	TTL/CMOS	Output reference 4: programmable, default 1.544/2.048 MHz (BITS).
64	SONSDHB	I	TTL _D	SONET or SDH frequency select. Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34 Bit 2, and Reg. 38 Bits 5 and 6.
				When set low, SDH rates are selected (2.048 MHz etc.).
				When set <i>high</i> , SONET rates are selected (1.544 MHz etc.). The register states can be changed after power-up by software.



FINAL

DATASHEET

Introduction

The ACS8582 is a highly integrated, single-chip solution for the SETS function in a SONET/SDH Network Element, for the generation of SEC and Frame/MultiFrame sync pulses. Digital Phase Locked Loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In Free-run mode, the ACS8582 generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within 0.02 ppm. In Locked mode, the ACS8582 selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference. In Holdover mode, the ACS8582 generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal Holdover accuracy of 0.0012 ppb (1.2×10^{-12}). In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of ITU G.736, G.742, G783, G.812, G.813, G.823, G.824 and Telcordia GR-253-CORE $^{[17]}$ and GR-1244-CORE^[19].

The ACS8582 supports all three types of reference clock source: recovered line clock, PDH network synchronization timing and node synchronization. The ACS8582 generates independent TO and T4 clocks, an 8 kHz Frame Synchronization clock and a 2kHz Multi-Frame Synchronization clock.

One key architectural advantage that the ACS8582 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of the external oscillator module.

This second key advantage confines all temperature critical components to one well defined and precalibrated module, whose performance can be chosen to match the application; for example an TCXO for Stratum 3 applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.1 Hz to 70 Hz in 18 steps, to cover all SONET/SDH clock synchronization applications.

The ACS8582 includes a serial port, providing access to the configuration and status registers for device setup and monitoring.

General Description

Overview

The following description refers to the Block Diagram (Figure 1 on page 2).

The ACS8582 SETS device has three clock inputs (SEC1, SEC2 & T4_REF), and generates four output clocks on outputs O1 to O4. The device offers a total of 55 possible output frequencies. There are two independent paths through the device: T0 path comprising T0 DPLL and T0 Output and Feedback APLLs, and T4 path comprising T4 DPLL and T4 Output APLL.

The TO path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent path for internal equipment synchronization. The device supports use of either or both paths, either locked together or independent.

The three SEC inputs ports are TTL/CMOS, 3 V compatible (with clamping if required by connecting the VDDCLMP pin). Refer to the electrical characteristics section for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 100 MHz.

Common E1, DS1, OC3 and sub-divisions are supported as spot frequencies to which the DPLLs will directly lock. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.



FINAL

DATASHEET

An input reference monitor is assigned to each of the three inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. The SEC1 and SEC2 references can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The TO path operates either automatic or external source selection.

For automatic input reference selection, the TO path has a more complex state machine than the T4 path.

The TO and T4 PLL paths support the following common features:

- ▶ Different quality levels (activity alarm thresholds) for each input
- ▶ Variable bandwidth, lock range and damping factor
- Direct PLL locking to common SONET/SDH input frequencies or any integer multiple of 8 kHz up to 100 MHz
- ▶ Automatic mode switching between Free-run, Locked and Holdover states
- ▶ Fast detection on input failure and entry into Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis

There are a number of features supported by the TO path that are not supported by the T4 path, although these can also all be externally controlled by software.

The additional TO features supported are:

- Automatic source selection according to input priorities and quality level
- ▶ Non-revertive mode
- ▶ Phase Build-out on source switch (hit-less source switching)

- □ Greater programmable bandwidth from 0.1 Hz to 70 Hz in 10 steps (T4 path programmable bandwidth in 3 steps, 18, 35 and 70 Hz)
- ▶ Noise rejection on low frequency input
- ▶ Controllable automatic Holdover frequency filtering
- > Frame Sync pulse alignment.

Either the software or an internal state machine controls the operation of the DPLL in the TO path. The state machine for the T4 path is very simple and cannot be manually/externally controlled.

The TO path DPLL always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

Both of the DPLLs' outputs are connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies as listed in Table 12).

The ACS8582 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown. Note that SDH and SONET networks use different default frequencies; the network type is pinselectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

The input ports are fully interchangeable.



FINAL

DATASHEET

SDH and SONET networks use different default frequencies; the network type is selectable using cnfg_input_mode Reg. 34, Bit 2 ip_sonsdhb.

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the cnfg_ref_source_frequency register (Reg. 22, 23 and 28).

Locking Frequency Modes

There are three locking frequency modes that can be configured: Direct Lock, Lock 8k and DivN.

Direct Lock Mode

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for

example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the Lock8k bit (Bit 6) in the appropriate cnfg_ref_source_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting 8K edge polarity (Bit 2 of Reg. 03, test_register1).

Table 4 Input Reference Source Selection and Priority Table

Input Port	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
T4_REF	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	5

Note: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).



FINAL

DATASHEET

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz. The DivN function is defined as:

DivN = "Divide by N+ 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive. Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

- (a) To lock to 2.000 MHz:
 - (i) Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.

(b) To lock to 10.000 MHz:

- (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 1250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Clock Quality Monitoring

Clock quality is monitored and used to modify the priority tables. The following parameters are monitored:

- 1. Activity (toggling).
- Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).

Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator. Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected.

Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism.

The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Holdover mode. This flag can also be read as the *main_ref_failed* bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Holdover mode it is isolated from further disturbances.



FINAL

DATASHEET

If the input becomes available again before the activity or frequency monitor rejection alarms have been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode ($\pm 180\,^\circ$ capture) avoiding cycle slips or glitches caused by trying to lock to an edge $360\,^\circ$ away, as would happen with traditional PLLs.

Activity Monitoring

The ACS8582 has a combined inactivity and irregularity monitor. The ACS8582 uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm. By adjusting the alarm setting threshold, the point at which the alarm is triggered can be controlled. The point at which the alarm is cleared depends upon the decay rate and the alarm clearing threshold.

On the alarm setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly. If events occur further apart, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 3.

There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four Configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket

Configuration is programmable for size, alarm set and reset thresholds, and decay rate.

Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the Accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.


Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt, if not masked. The time taken to raise this interrupt is dependent on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

FINAL

DATASHEET

Figure 3 Inactivity and Irregularity Monitoring



Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

$$[2^{(a)} x (b - c)]/8$$

where:

a = cnfg_decay_rate_n

b = cnfg_bucket_size_n

c = cnfg_lower_threshold_n

(where n = the number of the relevant Leaky Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8-4)]/8 = 1.0 \text{ secs}$$

Frequency Monitoring

The ACS8582 performs input frequency monitoring to identify reference sources which have drifted outside the acceptable frequency range, measured with respect either to the output clock or to the XO clock.

The sts_reference_sources out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside ± 11.43 ppm and a hard alarm is raised if the drift is outside ± 15.24 ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.

The ACS8582 DPLL has a programmable lock and capture range frequency limit up to ± 80 ppm (default is ± 9.2 ppm).

Selection of Input Reference Clock Source

Under normal operation, the TO input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists both reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the Serial interface by the Network Manager. In this way, when both the defined sources are active and valid, the source with the higher programmed priority is selected but, if this source fails, the source with the lower priority is selected.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8582 has two modes of operation; Revertive and Non-revertive.



FINAL

DATASHEET

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the sts_sources_valid register (Reg. OE and OF) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, force_select_reference_source Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the four LSB bit value is set to all zeros or all ones (default). To force a particular input the bit value must be set as follows: 0011 forces SEC1 and 0100 forces SEC2. Forced selection is not the normal mode of operation, and the force_select_reference_source variable is defaulted to the all-one value on reset, thereby adopting the automatic selection of the reference source.

Automatic Control Selection

When an automatic selection is required, the force_select_reference_source register LSB four bits must be set to all zeros or all ones. The configuration register, cnfg_ref_selection_priority (Reg. 19,), holds 4-bit values which represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined by Table 4. The selection priority values are all relative to each other, with lower-valued

numbers taking higher priorities. Each reference source should be given a unique number; the valid values are 1 to 15 (dec). A value of zero disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

Ultra Fast Switching

A reference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main_ref_failed* alarm and cause a reference switch. This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The sts_interrupts register Reg. 06 Bit 6 (main_ref_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the cnfg_monitors register (los_flag_on_TDO) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit main_ref_failed (Reg. 06, Bit 6) to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8582 is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

Fast External Switching Mode-SRCSW pin

Fast External Switching mode allows fast switching between inputs SEC1 and SEC2 only. The mode must first be enabled before switching can take place, and then switching is controlled via the SRCSW pin.

There are two ways to enable Fast External Switching mode:



FINAL

DATASHEET

- ▶ Mode enable by register write by writing to Reg. 48 Bit 4, or
- ▶ Mode enable by hardware "initialization" by holding SRCSW High throughout reset and for at least a further 251 ms after PORB has gone High (250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable). A simple external circuit to set SCRSW high for the required period is shown in the Simplified Application Schematic. If SCRSW pin is held Low at any time during the 251 ms initialization period, this may result in Fast External Switching mode not being enabled correctly.

Once Fast External Switching mode is enabled, then the value of the SRCSW pin directly selects either SEC1 (SRCSW High) or SEC2 (SRCSW Low). If this mode is enabled by hardware initialization, then it configures the default frequency tolerance of SEC1 and SEC2 to \pm 80 ppm (Reg. 41 and 42). Either of these registers can be subsequently reconfigured by external software, if required.

When Fast External Switching mode is enabled, the device operates as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the sts_operating register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than ± 30 ppm or (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[19] specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

Modes of Operation

The ACS8582 has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-locked, Lost-phase and Pre-locked2). These are shown in the State Transition Diagram, Figure 4.

The ACS8582 can operate in Forced or Automatic control. On reset, the ACS8582 reverts to Automatic Control, where transitions between states are controlled completely automatically.

Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8582 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register <code>cnfg_nominal_frequency</code> (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8582 selects a reference source.

Pre-locked Mode

The ACS8582 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-run mode and another reference source is selected.

Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors indicate that the DPLL has remained in phase lock continuously for at least one second (see Phase Lock/Loss Detection). When the ACS8530 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.



FINAL

DATASHEET

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors indicate that the DPLL has lost phase lock (see Phase Lock/Loss Detection). The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to Pre-locked2;
 - If a known good stand-by source is available.
- 2. Go to Holdover:
 - If no stand-by sources are available.

Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In Holdover mode, the ACS8582 provides the timing and synchronization signals to maintain the Network Element but is not phase locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the Locked Mode.

The device can be configured so that the DPLL freezes at the frequency it was operating at the time of entering Holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. OC, OD and O7) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the Holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.

External Factors Affecting Holdover Mode

If the external TCXO/OCXO frequency is varying due to temperature fluctuations in the room, then the instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the TCXO/OCXO to slow down frequency changes due to drift and external temperature fluctuations.


The frequency accuracy of Holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.



FINAL

DATASHEET

Figure 4 Automatic Mode Control State Diagram





FINAL

DATASHEET

Pre-locked2 Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.

Upon applying a reference source to the phase locked loop, the ACS8582 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality.

If the device cannot achieve lock within 100 seconds, it reverts to Holdover mode and another reference source is selected.

DPLL Architecture and Configuration

A Digital PLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering Analog PLL that reduces the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8582 are uniquely very programmable for all PLL parameters of bandwidth (from 0.1 Hz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

TO DPLL Main Features

- Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 10 steps from 0.1 Hz to 70 Hz
- ▶ Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- ▶ Input to output phase offset adjustment (Master/Slave), ±200 ns, 6 ps resolution step size
- ▶ PBO phase offset on source switching disturbance down to ±5 ns
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- ▶ Holdover frequency averaging with a choice of: Average times: 8 minutes or 110 minutes. Value can also be read out.
- ▶ Multiple E1 and DS1 outputs supported
- ▶ Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs.



FINAL

DATASHEET

T4 DPLL Main Features

- Single programmable DPLL bandwidth control: 18 Hz, 35 Hz or 70 Hz
- ▶ Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- DS3/E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from TO DPLL
- ▶ Low jitter E1/DS1 options at same time as OC-N rates from T0 DPLL
- ▶ Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- ightarrow Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs

The structure of the TO and T4 PLLs are shown later in Figure 10 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B), the TO DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in <code>cnfg_TO_DPLL_acq_bw</code> Reg. 69 and <code>cnfg_TO_DPLL_locked_bw</code> Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by Reg. 67.

Phase Detectors

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz. A common arrangement however is to use Lock8k mode (see Bit 6 of Reg. 22, 23 and 28) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates.

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360° or ±180° range)
- ▶ An early/late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection (±180° capture) or the normal ± 360° phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled and the other phase detectors have detected that phase lock has been achieved.

It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via registers 6A and 6B. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ±1 UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot.



FINAL

DATASHEET

The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either event.

Phase Lock/Loss Detection

Phase lock/loss detection is handled in several ways. Phase loss can be triggered from:

- ➤ The fine phase lock detector, which measures the phase between input and feedback clock
- ▶ The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- > Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or Locked bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits 3:0; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE^[19], G.812^[10] and G.813^[11]) specify a wander transfer gain of less than 0.2 dB. GR-253^[17] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8582 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

Table 5 Available Damping Factors for different DPLL Bandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB
0.1 Hz to 4 Hz	1, 2, 3, 4, 5	5	0.1
8 Hz	1	2.5	0.2
	2, 3, 4, 5	5	0.1
18 Hz	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

Local Oscillator Clock

The Master system clock on the ACS8582 should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the ITU/ETSI and Telcordia performance requirements for Holdover mode. ITU and ETSI specifications permit a combined drift characteristic, at constant temperature, of all non-temperature-related parameters, of up to 10 ppb per day. The same specifications allow a drift of 1 ppm over a temperature range of 0 to +70°C.

Table 6 ITU and ETSI Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Fraguency Drift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply	±0.01 ppm/day @ constant temp.
voltage range of +2.7 V to +3.3 V)	±1 ppm over temp. range 0 to +70°C



FINAL

DATASHEET

Table 7 Telcordia GR-1244 CORE Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Fraguency Drift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply voltage range of +2.7 V to +3.3 V)	±0.04 ppm/15 seconds @ constant temp.
	±0.28 ppm/over temp. range 0 to +50°C

Telcordia specifications are somewhat tighter, requiring a non-temperature-related drift of less than 40 ppb per day and a drift of 280 ppb over the temperature range 0 to +50 °C. Please contact Semtech for information on crystal oscillator suppliers

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. \pm 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the <code>cnfg_nominal_frequency</code> register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note...The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Output Wander

Wander and jitter present on the output clocks are dependent on:

- ➤ The magnitudes of wander and jitter on the selected input reference clock (in Locked mode)
- ▶ The internal wander and jitter transfer characteristic (in Locked mode)
- ▶ The jitter on the local oscillator clock
- ▶ The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8582.

There may be a phase shift across the ACS8582 between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO or TCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one.

Typical measurements for the ACS8582 are shown in Figure 5, for Locked mode operation. Figure 6 shows a typical measurement of phase error accumulation in Holdover mode operation.



FINAL

DATASHEET

The required performance for phase variation during Holdover is specified in several ways and depends on the relevant specification (see References and Associated Documents), for example:

- ETSI ETS-300 462-5, Section 9.1, requires that the short-term phase error during switchover (i.e. Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS-300 462-5, Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed:

$$\{(a1 + a2)S + 0.5bS^2 + c\}$$
 where

a1 = 50 ns/s (allowance for initial frequency offset)

a2 = 2000 ns/s (allowance for temperature variation)

 $b = 1.16x10^{-4} \text{ ns/s}^2$ (allowance for ageing)

c = 120 ns (allowance for entry into Holdover mode).

S = Elapsed time (s) after loss of external ref. input


- 3. ANSI Tin1.101-1999 Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 μ s each) occur during the first day of Holdover. This requires a frequency accuracy better than:
 - $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37$ ppm Temperature variation is not restricted, except to within the normal bounds of 0 to 50°C.
- 4. Telcordia GR-1244-CORE, Section 5.2 shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- 5. ITU G.822, Section 2.6 requires that the slip rate during category (b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 µs each) per hour.

 $((60 \times 60) + (30 \times 125 \mu s))/(60 \times 60)) = 1.042 ppm$

FINAL

DATASHEET


Figure 5 Maximum Time Interval Error and Time Deviation of TO PLL Output Port



FINAL

DATASHEET

Figure 6 Phase Error Accumulation of TO PLL Output Port in Holdover Mode



Jitter and Wander Transfer

The ACS8582 has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.1 Hz to 70 Hz in 10 steps. The wander and jitter transfer characteristic is shown in Figure 7. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

Phase Build-out

Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next highest priority reference source will be selected, and a PBO event triggered.

ITU-T G.813 states that the maximum allowable short-term phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 µs over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8582 performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8582.

When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output.




FINAL

DATASHEET

The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8582, PBO can be enabled, disabled or frozen using the serial interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset.

Figure 7 Sample of Wander and Jitter Measured Transfer Characteristics



If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

Input Wander and Jitter Tolerance

The ACS8582 is compliant to the requirements of all relevant standards, principally:

ITU Recommendation G.825 ANSI DS1.101-1999 Telcordia GR1244 GR253 G812 G813 ETS 300 462-5 (1996).

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 8.

Minimum jitter tolerance masks are specified in Figure 8 and Figure 9, and Table 8 and Table 10, respectively.



FINAL

DATASHEET

The ACS8582 tolerates wander and jitter components greater than those shown in Figure 8 and Figure 9, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re- arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.

Table 8 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)		
G.703						
G.783	±16.6 ppm	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))		
G.823	110.0 ppm	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))		
GR-1244-CORE						

Notes: (i) The frequency acceptance and generation range will be ± 4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ± 4.6 ppm.


⁽ii) The fundamental acceptance range and generation range is ±9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.



FINAL

DATASHEET

Figure 8 Minimum Input Jitter Tolerance (OC-3/STM-1)



Note...For inputs supporting G.783^[9] compliant sources.)

Table 9 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak	-	c amp terval		e (unit	Frequency (Hz				(Hz)					
	AO	A1	A2	АЗ	A4	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3

Figure 9 Minimum Input Jitter Tolerance (DS1/E1)




Table 10 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitude	(UI pk-pk)		Frequency (Hz)				
		A1	A2	F1	F2	F3	F4		
DS1	GR-1244-CORE ^[19]	5	0.1	10	500	8 k	40 k		
E1	ITU G.823 ^[13]	1.5	0.2	20	2.4 k	18 k	100		



FINAL

DATASHEET

Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8582 perform frequency monitoring with a programmable acceptable limit of up to ±60.96 ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the TO and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers sts_current_DPLL_frequency (Reg. OC, OD and O7) report the frequency of the TO or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, Reg. 3D if used). The selection of T4 or T0 DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register sts_current_phase, Reg. 77 and 78. TO or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 0.1 Hz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 0.1 Hz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

Output Clock Ports

The device supports a set of main output clocks, O1 to O4 and a pair of secondary Sync outputs, FrSync and MFrSync. The four main output clocks are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from the TO path only. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies, as defined in Table 11. Output technologies are TTL/CMOS for all outputs except O1 which can be PECL or LVDS.

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output O1 is programmed via the *cnfg_differential_outputs* register, Reg. 3A.

Output Frequency Selection and Configuration

The output frequency of outputs 01 to 04 is controlled by a number of interdependent parameters. These parameters control the selections within the various blocks shown in Figure 10.

The ACS8582 contains two main DPLL/APLL paths, TO and T4. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 10 is an expansion of Figure 1 showing the PLL paths in more detail.

TO DPLL and APLLs

The TO DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.



FINAL

DATASHEET

The TO 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of pk-pk jitter. There is an option to use an APLL, the TO feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the TO feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.

The TO 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the TO 77M forward DFS and the TO 77M output DFS blocks are locked in frequency but may be offset in phase.

The TO 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the TO output APLL.

The low frequency T0 LF output DFS block is used to produce three frequencies. Two of them, Digital1 and Digital2, are available for selection to be produced at outputs 01 to 04, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs.

The input clock to the TO LF output DFS block is either 77.76 MHz from the TO output APLL (post jitter filtering) or 77.76 MHz direct from the TO 77M output DFS. Utilizing the clock from the TO output APLL will result in lower jitter outputs from the TO LF output DFS block. However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The TO output APLL is for multiplying and filtering. The input to the TO output APLL can be either 77.76 MHz from the TO 77M output DFS block or an alternative frequency from the TO LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the TO output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The TO output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 to O4 outputs.

T4 DPLL & APLL


The T4 path is much simpler than the T0 path. This path offers no Phase Build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in the table. Similar to the T0 path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

FINAL

DATASHEET

Figure 10 PLL Block Diagram



The T4 output APLL block is also for multiplying and filtering. The input to the T4 output APLL can come either from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from TO,
- (c) 16E1 from TO,
- (d) 24DS1 from TO,
- (e) 16DS1 from T0.

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the O1 to O4 outputs.

The outputs O1 to O4 are driven from either the T4 or the T0 path. The FrSync and MFrSync outputs are always generated from the T0 path.

Reg.7A bit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from 01 to 04 is derived from either the T0 or the T4 paths.

Output Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4 path can be utilized to produce extra frequencies locked to the T0 path.
- 2. Refer to Table 13 to choose a set of output frequencies- one for each path, T4 and T0. Only one set of frequencies can be generated simultaneously from each path.
- 3. Refer to the Table 13 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 14 and Table 15 to determine the mode in which the TO and T4 paths should be configured, considering the output jitter level.



FINAL

DATASHEET

5. Refer to Table 16 and the column headings in Table 13, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.

Table 11 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported		
01	LVDS/PECL (LVDS default)			
02	TTL/CMOS	equency selection as per Table 12 and Table 16		
03	TTL/CMOS			
04	TTL/CMOS			
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.		
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.		

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default.

Table 12 Output Frequency Selection

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
2 kHz	77.76 MHz Analog	-	-	60	0.6
2 kHz	Any digital feedback mode	-	-	1400	5
8 kHz	77.76 MHz Analog	-	-	60	0.6
8 kHz	Any digital feedback mode	-	-	1400	5
1.536 (not 04)	-	12E1 mode	Select T4 DPLL	500	2.3
1.536 (not 04)	-	-	Select TO DPLL 12E1	250	1.5
1.544 (not 04)	-	16DS1 mode	Select T4 DPLL	200	1.2
1.544 (not 04)	-	-	Select TO DPLL 16DS1	150	1.0
1.544 via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13
1.544 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
2.048	-	12E1 mode	Select T4 DPLL	500	2.3
2.048	-	-	Select TO DPLL 12E1	250	1.5
2.048 (not 04)	-	16E1 mode	Select T4 DPLL	400	2.0



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)		ncy (MHz, unless stated otherwise) TO DPLL Mode		T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
2.048	(not O4)	-	-	Select TO DPLL 16E1	220	1.2
2.048	(not 01)	12E1 mode	-	-	900	4.5
2.048	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
2.048	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2
2.059		-	-	Select TO DPLL 16DS1	150	1.0
2.059	(not O1)	16DS1 mode	-	-	760	2.6
2.316	(not O4)	-	24DS1 mode	Select T4 DPLL	110	0.75
2.316	(not O4)	-	-	Select TO DPLL 24DS1	110	0.75
2.731		-	16E1 mode	Select T4 DPLL	400	1.5
2.731		-	-	Select TO DPLL 16E1	220	1.2
2.731	(not O1)	16E1 mode	-	-	250	1.6
2.796	(not O4)	-	DS3 mode	Select T4 DPLL	110	1.0
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75
3.088		-	-	Select TO DPLL 24DS1	110	0.75
3.088	(not O1)	24DS1 mode	-	-	110	0.75
3.088	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
3.088	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
3.728		-	DS3 mode	Select T4 DPLL	110	1.0
4.096	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
4.296	(not O4)	-	E3 mode	Select T4 DPLL	120	1.0
4.86	(not O4)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
5.728		-	E3 mode	Select T4 DPLL	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select T4 DPLL	500	2.3
6.144		-	-	Select TO DPLL 12E1	250	1.5



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
				rms (ps)	pk-pk (ns)	
6.176	16DS1 mode	-	-	760		
6.176	-	16DS1 mode	Select T4 DPLL	200	1.2	
6.176	-	-	Select TO DPLL 16DS1			
6.176 via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13	
6.176 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
6.48	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
6.48 (not O1)	77.76 MHz analog	-	-	60	0.6	
6.48 (not O1)	77.76 MHz digital	-	-	60	0.6	
8.192	12E1 mode	-	-	900	4.5	
8.192	16E1 mode	-	-	250	1.6	
8.192	-	16E1 mode	Select T4 DPLL	400	2.0	
8.192	-	-	Select TO DPLL 16E1	220	1.2	
8.192 via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13	
8.192 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
8.235	16DS1 mode	-	-	760	2.6	
9.264	24DS1 mode	-	-	110	0.75	
9.264	-	24DS1 mode	Select T4 DPLL	110	0.75	
9.264	-	-	Select TO DPLL 24DS1	110	0.75	
10.923	16E1 mode	-	-	250	1.6	
11.184	-	DS3 mode	Select T4 DPLL	110	1.0	
12.288	12E1 mode	-	-	900	4.5	
12.288	-	12E1 mode	Select T4 DPLL	500	2.3	
12.288	-	-	Select TO DPLL 12E1	250	1.5	
12.352	24DS1 mode	-	-	110	0.75	
12.352	16DS1 mode	-	-	760	2.6	
12.352	-	16DS1 mode	Select T4 DPLL	200	1.2	
12.352	-	-	Select TO DPLL 16DS1	150	1.0	
12.352 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13	



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
12.352 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select T4 DPLL	400	2.0
16.384	-	-	Select TO DPLL 16E1	220	1.2
16.384 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select T4 DPLL	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select T4 DPLL	110	0.75
18.528	-	-	Select TO DPLL 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select T4 DPLL	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select T4 DPLL	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select TO DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select TO DPLL 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
				rms (ps)	pk-pk (ns)	
32.768	-	-	Select TO DPLL 16E1	220	1.2	
34.368	-	E3 mode	Select T4 DPLL	120	1.0	
37.056	24DS1 mode	-	-	110	0.75	
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75	
37.056	-	-	Select TO DPLL 24DS1	110	0.75	
38.88	77.76 MHz analog	-	-	60	0.6	
38.88	77.76 MHz digital	-	-	60	0.6	
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
44.736	-	DS3 mode	Select T4 DPLL	110	1.0	
49.152 (O4 only)	-	12E1 mode	Select T4 DPLL	500	2.3	
49.152 (O4 only)	-	-	Select TO DPLL 12E1	250	1.5	
49.152 (O1 only)	12E1 mode	-	-	900	4.5	
49.408 (O4 only)	-	16DS1 mode	Select T4 DPLL	200	1.2	
49.408 (O4 only)	-	-	Select TO DPLL 16DS1	150	1.0	
49.408 (O1 only)	16DS1 mode		760	2.6		
51.84	77.76 MHz analog	-	-	60	0.6	
51.84	77.76 MHz digital	-	-	60	0.6	
65.536 (O4 only)	-	16E1 mode	Select T4 DPLL	400	2.0	
65.536 (O4 only)	-	-	Select TO DPLL 16E1	220	1.2	
65.536 (O1 only)	16E1 mode	-	-	250	1.6	
68.736	-	E3 mode	Select T4 DPLL	120	1.0	
74.112 (O4 only)	-	24DS1 mode	Select T4 DPLL	110	0.75	
74.112 (O4 only)	-	- Select T0 DPLL 24DS1		110	0.75	
74.112 (O1 only)	24DS1 mode	-	-	110	0.75	
77.76	77.76 MHz analog	-	-	60	0.6	
77.76	77.76 MHz digital	-	-	60	0.6	
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
89.472 (O4 only)	-	DS3 mode	Select T4 DPLL	110	1.0	
98.304 (O1 only)	12E1 mode	-	-	900	4.5	



FINAL

DATASHEET

Table 12 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
98.816 (O1 only)	16DS1 mode	-	-	760	2.6
131.07 (O1 only)	16E1 mode	-	-	250	1.6
137.47 (O4 only)	-	E3 mode	Select T4 DPLL	120	1.0
148.22 (O1 only)	24DS1 mode	-	-	110	0.75
155.52 (O4 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
155.52 (O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (O1 only)	77.76 MHz analog	-	-	60	0.6
311.04 (O1 only)	77.76 MHz digital	-	-	60	0.6

Table 13 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz



FINAL

DATASHEET

Table 14 TO APLL Frequencies

TO APLL Frequency	TO Mode	TO DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (pk-pk)	
311.04 MHz	Normal (digital feedback)	000	<0.5	
311.04 MHz	Normal (analog feedback)	001	<0.5	
98.304 MHz	12E1 (digital feedback)	010	<2	
131.072 MHz	16E1 (digital feedback)	011	<2	
148.224 MHz	24DS1 (digital feedback)	100	<2	
98.816 MHz	16DS1 (digital feedback)	101	<2	
-	Do not use	110	-	
-	Do not use	111	-	

Table 15 T4 APLL Frequencies

T4 APLL Frequency	T4 Mode	T4 Forward DFS Frequency (MHz)	T4 DPLL Freq. Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65 Bit 6	T0 Freq. to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2*18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2*34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2



FINAL

DATASHEET

Table 16 01 to 04 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Port's cnfg_output_frequency Register								
Value in Register	01, Reg. 62 Bits [7:4]	02, Reg. 60 Bits [7:4]	03, Reg. 61 Bits [3:0]	04, Reg. 62 Bits [3:0]					
0000	Off	Off	Off	Off					
0001	2 kHz	2 kHz	2 kHz	2 kHz					
0010	8 kHz	8 kHz	8 kHz	8 kHz					
0011	TO APLL/2	Digital2	Digital2	Digital2					
0100	Digital1	Digital1	Digital1	Digital1					
0101	TO APLL/1	TO APLL/48	TO APLL/48	TO APLL/48					
0110	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16					
0111	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12					
1000	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8					
1001	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6					
1010	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4					
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2					
1100	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48					
1101	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16					
1110	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8					
1111	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4					

Digital Frequencies

It can be seen from Table 16 that frequencies listed as Digital 1 and Digital 2 can be selected. Digital 1 is a single frequency selected from the range shown in Table 17. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the TO 77M output DFS block or via the TO output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the pk-pk jitter will be approximately 12 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.

FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

Table 16 shows that frequencies listed as 2 kHz and 8 kHz can be selected. The FrSync and MFrSync outputs, and 2 kHz and 8 kHz available from the O1 to O4 outputs, are always supplied from the T0 path.

The outputs can be either clocks (50:50 mark-space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of 03 (03 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly).

Figure 11 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A bits [1:0] and the 2 kHz/MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 bits [7:6].




Table 17 Digital Frequency Selections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)		
00	0	2.048		
01	0	4.096		
10	0	8.192		
11	0	16.384		
00	1	1.544		
01	1	3.088		
10	1	6.176		
11	1	12.352		

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)		
00	0	2.048		
01	0	4.096		
10	0	8.192		
11	0	16.384		
00	1	1.544		
01	1	3.088		
10	1	6.176		
11	1	12.352		

F8522 016outputoptions8k 01

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8582 is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.

Serial Interface

The ACS8582 device has a serial interface which can be SPI compatible. The Motorola SPI convention is such that address and data is transmitted and received MSB first. On the ACS8582 address and data are transmitted and received LSB first.

Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 12 and Figure 13 show the timing diagrams of write and read accesses for this interface.

During read access, the output data SDO is clocked out on the rising edge of SCLK when the active edge selection control bit CLKE is 0 and on the falling edge when CLKE is 1.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).




FINAL

DATASHEET

Figure 12 and Figure 13 show the timing diagrams of read and write accesses for this mode.

Figure 12 Read Access Timing for SERIAL Interface






Table 18 Read Access Timing for SERIAL Interface (see Figure 12)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1) to SDO valid	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge} , for CLKE = 0 Hold CSB Low after SCLK _{falling edge} , for CLKE = 1	5 ns	-	-
t _p	Time between consecutive accesses (CSB $_{rising\ edge}$ to CSB $_{falling\ edge}$)	10 ns	-	-

FINAL

DATASHEET

Figure 13 Write Access Timing for SERIAL Interface




Table 19 Write Access Timing for SERIAL Interface (see Figure 13)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Register Map

Each register, or register group, is described in the register map (Table 20) and subsequent register description tables.

Register Organization

The ACS8582 uses 8-bit registers, each identified by a register name and corresponding address (0x0). In this datasheet, the registers are presented in ascending address order with the architecture shown in Figure 14.

Figure 14 ACS8582 Register Architecture

Bits											
7	6	5	4	3	2	1	0				
msb							Isb				

Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the register map. Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labeled "Set to zero" or "Set to one" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For multi-word registers (e.g. Reg. OC & Reg. OD), all the words have to be written to their separate addresses without any other access taking place, before their combined value takes effect. If this write sequence is interrupted, the sequence will be ignored. Reading a multi-word register freezes all the bits in the multi-word register, so that all the bits correspond to the same complete word.

Register Access

Most registers are of one of two types; configuration registers or status registers. The exceptions are the *chip_id* register (Reg. 00) and *chip_revision* registers (Reg. 02).

Configuration registers can be written to, or read from, at any time. The complete 8-bit register must be written, even if only one bit is being modified.

All status registers may be read at any time. In some status registers (such as the sts_interrupts register Reg. 05, Reg. 06 & Reg. 08), any individual data field may be cleared by writing a 1 into each bit of the field. Writing a 0 value into a bit will not affect the value of the bit.

A description of each register is given in Table 20 and the register description tables.

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pin-settable. All configuration registers can be read out over the microprocessor port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for the clearing operation described in Register Access above). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

Interrupt Enable and Clear

Interrupt requests are flagged onto output pin INTREQ. The active state (*High* or *Low*) of this pin is programmable and it can either be driven, or set to high impedance, when it is non-active (Reg. 7D refers). Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any reference source becoming valid or going invalid.
- 2. A change in the operating state (e.g. Locked, Holdover etc.)
- 3. A brief loss of the currently selected reference source.
- 4. An AMI input error.

All interrupt sources (see Reg. 05, Reg. 06 & Reg. 07) are maskable via the mask register (see Reg. 43, Reg. 44 & Reg. 45), each interrupt source being enabled by writing a 1 to the appropriate bit.



FINAL

DATASHEET

Any unmasked bit that is set in the interrupt status register will cause the interrupt request pin to be asserted. Interrupts are cleared by writing a 1 to the relevant bit(s) in the status register. When all pending unmasked interrupts are cleared, the interrupt pin will go inactive.

Defaults

Each register is given a defined default value at reset, and these are listed in Table 20 and the register description tables.

However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device, which may have changed in the time taken to execute the read.

Alternatively, the device may be configured differently in a way that affects its status. Similarly the default values given for shaded areas could also take different values to those stated in the tables.

Table 20 Register Map

Register Name	ss (= _				Dat	a Bit			
RO = Read Only R/W = Read/Write	Address (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
chip_id (RO)	00	4A		•	Device part n	umber [7:0] 8 lea	ast significant bi	ts of the chip ID	•	•
	01	21			Device part nu	ımber [15:8] 8 m	ost significant b	its of the chip ID		
chip_revision (RO)	02	02		Chip revision number [7:0]						
test_register1 (R/W)	03	14	phase_alarm	disable_180			Set to zero	8K edge polarity	Set to zero	Set to zero
sts_interrupts (R/W)	06	FF					SEC2 valid change	SEC1 valid change		
	06	3F	Operating_ mode	Main_ref_ failed						T4 ref valid change
sts_current_DPLL_frequency, OC/OD	07	00						Bits [18:1	16] of current DF	LL frequency
sts_interrupts (R/W)	08	50		T4_status						
sts_operating (RO)	09	41		T4_DPLL_Lock	TO_DPLL_freq _soft_alarm	T4_DPLL_freq _soft_alarm		S	STS_operating_n	node
sts_priority_table (RO) [7:0]	OA	00		Highest priority	validated source	•		Currently se	elected source	
[15:8]	0B	00						2 nd highest prior	rity validated sou	rce
sts_current_DPLL_frequency[7:0]	ОС	00				Bits [7:0] of curre	nt DPLL frequer	псу		
(RO) [15:8]	OD	00			Е	Rits [15:8] of curr	ent DPLL freque	ncy		
[OC:OD]	07	00						Bits [18:1	16] of current DF	LL frequency
sts_sources_valid (RO)	0E	00					SEC2	SEC1		
	OF	00							L	T4_ref
sts_reference_sources (RO) Status of inputs:			Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm
Inputs SEC1 & SEC2	11	66		Status of S	SEC2 Input	l		Status of	SEC1 Input	
Default Value	14	66						Status of	T4_ref Input	
cnfg_ref_selection_priority (R/W) (SEC2 & SEC1)	19	32		programmed_p	oriority <sec2></sec2>			programmed_	_priority <sec1></sec1>	
$cnfg_ref_source_frequency (R/W)$ (SECFor Reg 22, <input/> = 1)	22	00	divn_SEC1	lock8k_SEC1	bucket_	id_SEC1		reference_sourc	e_frequency_SE	C1
(SEC2)	23	00	divn_SEC2	lock8k_SEC2	bucket_	id_SEC2		reference_source	e_frequency_SE	C2
(T4_ref)	28	03	divn_T4	lock8k_T4	bucke	t_id_T4		reference_soul	rce_frequency_T	4
cnfg_operating_mode (R/W)	32	00						TO_	_DPLL_operating	_mode
force_select_reference_source (R/W)	33	OF						forced_refe	erence_source	
cnfg_input_mode (R/W)	34	CA	Set to zero	Set to one	XO_ edge	Set to zero	Set to zero	ip_sonsdhb		reversion_ mode
cnfg_T4_path (R/W)	35	40	lock_T4_to T0	T4_dig_ feedback		•		Set	to 0x9	•
cnfg_dig_outputs_sonsdh (R/W)	38	0D		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_	frequency	digital1_	frequency				
cnfg_differential_outputs (R/W)	ЗА	C2							01_L	VDS_PECL
cnfg_auto_bw_sel (R/W)	ЗВ	FD	auto_BW_sel				TO_lim_int			
cnfg_nominal_frequency [7:0]	3C	99				Nominal fre	quency [7:0]			
		1	1	Nominal frequency [15:8]						

CONFIDENTIAL

ACS8582

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Table 20 Register Map (cont...)

Register Name	SS C	#o				Dat	ta Bit			
RO = Read Only R/W = Read/Write	(he call	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
not used	4 0	88	Set to zero	Set to zero	Set to one	Set to zero	Set to one	Set to zero	Set to zero	Set to zero
(+ 55)	44	70					(6 + 11 + 11 + 17 + 17			
cnfg_DPLL_freq_limit (R/W) [7:0]		76				DPLL frequency	y offset limit [7:0]		DDU 6	
cnfg_DPLL_freq_limit (R/W) [9:8] cnfg_interrupt_mask (R/W) [7:0]	42	00	Set to one	I			SEC2 interrupt	SEC1 interrupt	DPLL frequency	offset limit [9:8
cnig_interrupt_mask (R/W) [7.0]	43	00	Set to one				not masked	not masked		
[15:8]	44	00	operating_ mode interrupt not masked	main_ref_ failed interrupt not masked			•			T4_ref interrupt not masked
cnfg_interrupt_mask cont.[23:16]	45	00		T4_status interrupt not masked						
cnfg_freq_divn (R/W) [7:0]	46	FF			•	divn_va	alue [7:0]			
[13:8]	47	3F					divn_val	ue [13:8]		
cnfg_monitors (R/W)	48	05	freq_mon_clk	los_flag_ on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
cnfg_freq_mon_threshold (R/W)	49	23	S	oft_frequency_ala	arm_threshold [3:0]	ha	ard_frequency_al	arm_threshold [3	3:0]
cnfg_current_freq_mon_ threshold (R/W)	4A	23	curre	nt_soft_frequency	/_alarm_thresh	old [3:0]	curren	nt_hard_frequenc	y_alarm_thresho	ld [3:0]
cnfg_registers_source_select (R/W)	4B	00				T4_T0_select	freque	ency_measureme	nt_channel_sele	ct [3:0]
sts_freq_measurement (RO)	4C	00				freq_measurer	ment_value [7:0]			
cnfg_DPLL_soft_limit (R/W)	4D	8E	Freq limit Phase loss enable	req limit DPLL Frequency Soft Alarm Limit [6:0] hase loss Resolution = 0.628 ppm						
cnfg_upper_threshold_0 (R/W)	50	06		•	Leaky Bucke	t Configuration 0:	Activity alarm set	threshold [7:0]		
cnfg_lower_threshold_0 (R/W)	51	04			Leaky Bucket	Configuration 0: A	ctivity alarm rese	t threshold [7:0]		
cnfg_bucket_size_0 (R/W)	52	08			Leaky Buck	et Configuration 0.	: Activity alarm bu	cket size [7:0]		
cnfg_decay_rate_0 (R/W)	53	01		Leaky Bucket Cfg 0: decay_rate [1:0]						
cnfg_upper_threshold_1 (R/W)	54	06			Leaky Bucke	t Configuration 1:	Activity alarm set	threshold [7:0]		
cnfg_lower_threshold_1 (R/W)	55	04			Leaky Bucket	Configuration 1: A	activity alarm rese	t threshold [7:0]		
cnfg_bucket_size_1 (R/W)	56	08			Leaky Buck	et Configuration 1.	: Activity alarm bu	cket size [7:0]		
cnfg_decay_rate_1 (R/W)	57	01								cket Cfg 1: rate [1:0]
cnfg_upper_threshold_2 (R/W)	58	06			Leaky Bucke	et Configuration 2:	Activity alarm set	threshold [7:0]		
cnfg_lower_threshold_2 (R/W)	59	04			Leaky Bucket	Configuration 2: A	activity alarm rese	t threshold [7:0]		
cnfg_bucket_size_2 (R/W)	5A	08			Leaky Buck	et Configuration 2.	: Activity alarm bu	cket size [7:0]		
cnfg_decay_rate_2 (R/W)	5B	01								cket Cfg 2: rate [1:0]
cnfg_upper_threshold_3 (R/W)	5C	06			Leaky Bucke	et Configuration 3:	Activity alarm set	threshold [7:0]		
cnfg_lower_threshold_3 (R/W)	5D	04			Leaky Bucket	Configuration 3: A	activity alarm rese	t threshold [7:0]		
cnfg_bucket_size_3 (R/W)	5E	80			Leaky Buck	et Configuration 3.	: Activity alarm bu	cket size [7:0]		
cnfg_decay_rate_3 (R/W)	5F	01								cket Cfg 3: rate [1:0]
cnfg_output_frequency (R/W)(O2)	60	80		output_	freq_02					
(03)		06							_freq_03	
(04 & 01)		84			freq_01			output_	freq_04	
(MFrSync)		CO	MFrSync_en	FrSync_en						
cnfg_T4_DPLL_frequency (R/W)	64	05						T4_DPLL_frequ	-	
cnfg_TO_DPLL_frequency (R/W)	65	01	Set to zero	T4 APLL for T0 E1/DS1	TO Freq	to T4 APLL		7	O_DPLL_frequer	cy
cnfg_T4_DPLL_bw (R/W)	66	00								andwidth [1:0]
cnfg_TO_DPLL_locked_bw (R/W)	67	OD							_bandwidth [4:0	
cnfg_TO_DPLL_acq_bw (R/W)	69	0F					TO	O_DPLL_acquisiti		
cnfg_T4_DPLL_damping (R/W)	6A	13		T4_P	D2_gain_alog_a	8K [6:4]			T4_damping [2:0	
cnfg_TO_DPLL_damping (R/W)	6B	13		TO_P	D2_gain_alog_a	8K [6:4]			TO_damping [2:0)]
cnfg_T4_DPLL_PD2_gain (R/W)	6C	C2	T4_PD2_gain_ enable	T4_	PD2_gain_alog	[6:4]		T4	PD2_gain_digital	[2:0]



CONFIDENTIAL

ACS8582

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Table 20 Register Map (cont...)

Register Name	ss (# _	Data Bit								
RO = Read Only R/W = Read/Write	Addre (hex	(hex) (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
cnfg_T0_DPLL_PD2_gain (R/W)	6D	C2	TO_PD2_gain_ enable	TO_	_PD2_gain_alog	[6:4]		TO_	PD2_gain_digit	al [2:0]	
	70	00		Leave at default value of 0x00							
	71	00		Leave at default value of 0x00 Leave at default value of 0x00							
	72	00									
cnfg_phase_loss_fine_limit (R/W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test bit Set to 1		phase_loss_fine_limit [2:0]			mit [2:0]	
cnfg_phase_loss_coarse_limit (R/W)	74	85	Coarse limit Phase loss enable (2)	Wide range enable	Enable Multi Phase resp.		F	Phase loss coarse limit in UI pk-pk [3:0]			
cnfg_phasemon (R/W)	76	06	Input noise window enable								
sts_current_phase (R0) [7:0]	77	00				current_p	ohase[7:0]				
[15:8]	78	00				current_p	hase[15:8]				
cnfg_phase_alarm_timeout (RO)	79	32					Timeout value i	in 2s intervals [5:0]		
cnfg_sync_pulses (R/W)	7A	00	Set to zero				8k_invert	8k_pulse	2k_invert	2k_pulse	
	7B	00				Leave at defau	lt value of 0x00				
	7C	00		Leave at default value of 0x2B							
cnfg_interrupt (R/W)	7D	02						Interrupt polarity enable			
cnfg_protection(R/W)	7E	85				protecti	on_value		T.	•	



FINAL

DATASHEET

Register Descriptions

Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least signification (RO) 8.	nificant bits of the	Default Value 0100 1010			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	+		chip_	id[7:0]		+			
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:0]	chip_id Least significant	byte of the 2-byte	device ID	4A (hex)					

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most significant bits of the chip ID.		Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	l.	chip_i	d[15:8]			1
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Most significant b	byte of the 2-byte	device ID	21 (hex)			

Register Name	chip_revision	chip_revision		(RO) Silicon revision of the device.		Default Value	0000 0010
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_rev	rision[7:0]			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_revision Silicon revision of	f the device		02 (hex)			



FINAL

DATASHEET

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
phase_alarm	disable_180		1	Set to 0	8k Edge Polarity	Set to 0	Set to 0		
Bit No.	Description			Bit Value	Value Description				
7	phase_alarm Instantaneous re	sult from TO DPLL	-	0 1		TO DPLL reporting phase locked. TO DPLL reporting phase lost.			
6	edge (±180°) for a new reference. that it is phase lo capture range re- to frequency and into frequency lock to seconds. Howeve phase shift of up	L will try to lock to the first 2 second If the DPLL does ocked after this tir verts to ±360°, wi phase locking. Fo cking mode may re a new reference er, this may cause to 360° when the ery close in freque	s when locking to not determine ne, then the nich corresponds orcing the DPLL educe the time to by up to 2 an unnecessary e new and old	0	TO DPLL automa enable. TO DPLL forced t	s frequency lock			
5	Not used.			-	-				
4	Not used.			-	-				
3	Test Control Leave unchanged	d or set to 0		0	-				
2	8k Edge Polarity When lock 8k mode is selected for the current input reference source, this bit allows the system to lock on either the rising or the falling edge of the input clock.		0 1	Lock to falling clock edge. Lock to rising clock edge.					
1	Test Control Leave unchanged	d or set to 0		0	-				
0	Test Control Leave unchanged	d or set to 0		0	-				



FINAL

DATASHEET

Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0] of the interrupt status register.		Default Value	1111 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
				SEC2 valid change	SEC1 valid change			
Bit No.	Description			Bit Value	Value Description			
[7:4]	Not used.			-	-			
3	valid (if it was inv	ng that input SEC2 valid), or invalid (if		0 1		not changed statu changed status (v the input to 0.	, , ,	
2	valid (if it was inv	ng that input SEC: valid), or invalid (if		0 1	Input SEC1 has not changed status (valid/invalid Input SEC1 has changed status (valid/invalid). Writing 1 resets the input to 0.			
[1:0]	Not used.			-	-			

Register Name	sts_interrupts		Description	(R/W) bits [15:3 status register.	8] of the interrupt	Default Value	0111 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Operating_ mode	Main_ref_failed				T4_ref_valid_ change			
Bit No.	Description			Value Description				
7	operating_mode Interrupt indicating changed. Latched to this bit.		rating mode has software writing a 1	0 1	Operating mode has not changed. Operating mode has changed. Writing 1 resets the input to 0.			
6	input cycles. This the input to beco	upt will be raise is much quicke me invalid. This e-run or Holdove	d after 2 missing er than waiting for input is not er modes. Latched	0 1	Input to the TO I Input to the TO I Writing 1 resets	OPLL has failed.		
[5:1]	Not used.			-	-			
0	T4 ref valid change Interrupt indicating that input T4 has become valid (if it was invalid), or invalid (if it was valid). Latched until reset by software writing a 1 to this bit. O Input T4 has not o Input T4 has char Writing 1 resets the							



FINAL

DATASHEET

Address (hex): 07

Register Name	sts_current_DPLL_frequency [OC:OD]		Description	` ′	(RO) Bits [18:16] of the current DPLL frequency.		0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					sts_curi	ncy[18:16]		
Bit No.	Description			Bit Value	Value Description			
[7:3]	Not used.			-	-			
[2:0]	sts_current_DPL To read, set Bit 4 (cnfg_registers_	4 (T4_T0_select)	of Reg. 4B	-	See register des	scription of LL_frequency at a	ddress OD hex.	

Address (hex): 08

Register Name	sts_interrupts		Description	(R/W) T4 status flag.		Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	T4_status						
Bit No.	Description			Bit Value	Value Descrip	tion	
7	Not used.			-	-		
6	it was locked) or	gained lock (if i	that the T4 DPLL has lost lock (if ined lock (if it was not locked). by software writing a 1 to this bit. O Input to the T4 DPLL has not Input to the T4 DPLL has lost Writing 1 resets the input to the T4 DPLL has not Input to the T4 DPLL has lost Input to the T4				
[5:0]	Not used.			-	-		

Register Name	sts_operating		Description	(RO) Current operating state of the device's internal state machine.		Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_DPLL_Lock	T4_DPLL_Lock T0_DPLL_freq_soft_alarm			STS_operating_mode		de
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		



FINAL

DATASHEET

gister Name	sts_operating	sts_operating		(RO) Current or the device's int machine.	perating state of ternal state	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm			STS_operating_mo	ode
Bit No.	Description			Bit Value	Value Descripti	on	
6	The T4 DPLL does as the T0 DPLL, features of the T as locked or unlow the Topotentially come loss indicators a that enable then fine phase loss of the coarse phase the input enable from the DPLL but frequency limits T4 DPLL lock included an indication phase lost (or not phase lost or not phase lost	s that the T4 DPLL 4 DPLL phase loss of from four sources are enabled by the information for the T0 DPLL, detector enabled be loss detector enabled be loss indication from the discrete formation for the folial phase loss indication from the folial phase loss indication from the folial phase loss indicator (at Reg. 09 on of phase lost from the folial phase lost from the	is locked by indicators, which is The four phase same registers as follows: the by Reg. 73 Bit 7, abled by Reg. 74 m no activity on and phase loss in or maximum. D Bit 7. For the Bit 6) the bit will om the coarse in an indication of stays in that Reg. 09 Bit 6 = 0). It reading of the arse phase loss abled (set ked bit can be see phase loss in (set Reg. 09 Bit 6=1), if no change to able is required. If the trigger the monitors cycle and stay low, arred. It is then a see loss detector's formed during a to get a current			ase locked to refe locked to reference	



FINAL

DATASHEET

Register Name	sts_operating		Description	(RO) Current operating state the device's internal state machine.		f Default Value 0100 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm			STS_operating_mode			
Bit No.	Description			Bit Value	Value Description				
5	and "soft" alarm extent to which is limiting. The "sof the DPLL trackin	oft_alarm s a programmable limit. The frequer t will track a refere t' limit is the poin g a reference will he status of the "s	ncy limit is the ence before t beyond which cause an alarm.	0 1	TO DPLL tracking its reference within the limits of the programmed "soft" alarm. TO DPLL tracking its reference beyond the limits the programmed "soft" alarm.				
4	and "soft" alarm extent to which is limiting. The "sof the DPLL trackin	oft_alarm a programmable limit. The frequer t will track a refere t" limit is the poin g a reference will he status of the "s	ncy limit is the ence before t beyond which cause an alarm.	0	the programme	hin the limits of yond the limits of			
3	Not used.			-	-				
[2:0]		ting_mode I to report the stat nine controlling the		000 001 010 011 100 101 110	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.				



FINAL

DATASHEET

Address (hex): **OA**

Register Name	sts_priority_table		Description	(RO) Bits [7:0] of priority table.	the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Highest priority validated sou		;		Currently s	elected source			
Bit No.				Bit Value	alue Value Description				
[7:4]	Highest priority versions the input priority validated To read, set Bit 4 (cnfg_registers_s	t channel numb source. · (T4_T0_select)	er of the highest of Reg. 4B	0000 0011 0100 All other values	No valid source available. Input SEC1 is the highest priority valid source. Input SEC2 is the highest priority valid source. Not used.				
[3:0]	selected source.	t channel numb When in Non-re the same as th (T4_T0_select)	· ·	0000 0011 0100 All other values		ently selected. he currently select he currently select			

Register Name	sts_priority_table			(RO) Bits [15:8] of priority table.	(RO) Bits [15:8] of the validated priority table.		0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	1	l	1		2 nd highest priori	ty validated sourc	e	
Bit No.	Description			Bit Value	Value Description			
[7:4]	Not used.							
[3:0]	2 nd highest priority validated Reports the input channel number of the 2 nd highest priority validated source. To read, set Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) to 0.		0000 0011 0100 All other values	•	ntly selected. e currently selector e currently selector			



FINAL

DATASHEET

Address (hex): OC

Register Name	er Name sts_current_DPLL_frequency [7:0]		Description	(RO) Bits [7:0] of frequency.	(R0) Bits [7:0] of the current DPLL frequency.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		1	Bits [7:0] of sts_cu	rrent_DPLL_frequ	ency	1	
Bit No.	Description			Bit Value	Value Description		
[7:0]	Bits [7:0] of sts_current_DPLL_frequency			-	See register des sts_current_DPL	•	ddress OD hex.
	To read, set Bit 4 (cnfg_registers_s	. – – .	_				

Register Name	sts_current_DPL [15:8]	L_frequency	Description	(RO) Bits [15:8] DPLL frequency		Default Value	Value 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 I				
	1	1	sts_current_DPLI	frequency[15:8	3]				
Bit No.	Description			Bit Value	Value Descript	ion			
[7:0]	in Reg. OC and R frequency offset When Bit 4 (T4_' (cnfg_registers_s for the TO path is	register is comb leg. 07 to repres of the DPLL. TO_select) of Reg source_select) = s reported.	ined with the value ent the current		respect to the cin Reg. 07, Reg concatenated. signed integer. dec. will give the XO frequen that has been cnfg_nominal_value is actuall can be viewed rate of change bit 3 of Reg. 38	ulate the ppm offsecrystal oscillator freezong. OD and Reg. OC rathis value is a 2's. The value multiplicate value in ppm offsecy, allowing for any performed, via frequency, Reg. 30 by the DPLL integral as an average frequis related to the DFB is High then this value in pulled to its market.	equency, the value need to be complement ed by 0.0003068 set with respect to crystal calibration and Reg. 3D. The I path value so it puency, where the PLL bandwidth. If value will freeze if		



FINAL

DATASHEET

Address (hex): **OE**

Register Name	sts_sources_valid	d	Description	(RO) 8 least sign sts_sources_va	nificant bits of the lid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		<u>'</u>		SEC2	SEC1		
Bit No.	Bit No. Description			Bit Value	Value Descriptio	n	
[7:4]	Not used.			-	-		
3		EC2 is valid. The i outstanding alari alarm.	•	0 1	Input SEC2 is inv Input SEC2 is val		
2	SEC1 Bit indicating if SEC1 is valid. The input is valid either if it has no outstanding alarms, or it only has a soft frequency alarm.			0 1	Input SEC1 is invalid. Input SEC1 is valid.		
[1:0]	Not used.			-	-		

Register Name				(R0) 8 most sign sts_sources_vali	nificant bits of the id register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	<u> </u>	1		,		1	T4_ref
Bit No.	Description			Bit Value	Value Description		
[7:1]	Not used.			-	-		
0	_	4 is valid. The inp llarms or has a so	ut is valid if it has ft frequency	0 1	Input T4 is invali Input T4 is valid.		



FINAL

DATASHEET

Register Name	sts_reference_ Inputs SEC1 &	-	Description	(RO except for Reports any ala inputs.	test when R/W) arms active on	Default Value	0110 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1 Bi			
Address 11: Status of SEC2 Input						atus of SEC1 Input atus of T4_ref Inpu			
Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm		
Bit No.	Description			Bit Value	Value Descript	Value Description			
7 & 3	Out-of-band alarm (soft) Soft out-of-band alarm bit for input. A "soft" alarm will not invalidate an input.			0	No alarm. Alarm is armed. Alarm thresholds set by Reg. 49 bits [7:4], or by Reg. 4A bits 7:4 if the input is currently selected.				
6 & 2	Out-of-band alarm (hard) Hard out-of-band alarm bit for input. A "hard" alarm will invalidate an input.			0 1	No alarm. Alarm is armed. Alarm thresholds set by Reg. 4 bits [3:0], or by Reg. 4A bits [3:0] if the input is currently selected.				
5 & 1	No activity alarm Alarm indication from the activity monitors.			0 1	No alarm. No activity alarm is armed.				
4 & 0	Phase lock alarm If the DPLL can not indicate that it is phase locked onto the current source within 100 seconds this alarm will be raised.			0 1	No alarm. Phase lock alar	m is armed.			

Address (hex): 14	As Reg. 11 bits [3:0], but for sts_reference_sources, input T4_REF	Default Value	0110 0110	
-------------------	--	---------------	-----------	--



FINAL

DATASHEET

Register Name	cnfg_ref_selection (SEC2 & SEC1)	on_priority	Description	s the relative sources SEC2 and	Default Value *(TO) *(T4)	0011 0010 0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	it 3 Bit 2 Bit 1			
	cnfg_ref_selection_priority_SEC2				cnfg_ref_selecti	on_priority_SEC1		
Bit No.	. Description			Bit Value	Value Descriptio	n		
[7:4]	cnfg_ref_selection_priority_SEC2 This 4-bit value represents the relative priority of input SEC2. The smaller the number, the higher the priority; zero disables the input. *Set Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) to 0.			0000 0001-1111	Input SEC2 unavailable for automatic selection. Input SEC2 priority value.			
[3:0]	This 4-bit value rinput SEC1. The priority; zero disa *Set Bit 4 (T4_TC	celection_priority_SEC1 value represents the relative priority of 1. The smaller the number, the higher the ro disables the input. (T4_T0_select) of Reg. 4B sters_source_select) to 0.					atic selection.	



FINAL

DATASHEET

Address (hex): 22

Register Name	cnfg_ref_source_frequency SEC <input/> For Reg 22, <input/> = 1		Description	(R/W) Configura frequency and i for input SEC1.	d input monitoring			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
divn_SEC1	lock8k_SEC1	bucket_	id_SEC1		reference_source_frequency_SEC1			
Bit No.	Description	I		Bit Value	Value Description	n		
7	in the programma	frequency monito	ior to being input	0 1	Input SEC1 fed directly to DPLL and monitor. Input SEC1 fed to DPLL and monitor via pre-div			
6	in the preset pre- DPLL. This result reference after it		ing input to the ing to the to 8 kHz. This bit	0 1	Input SEC1 fed directly to DPLL. Input SEC1 fed to DPLL via preset pre-divider.			
[5:4]	is ignored when divn_SEC1 is set (bit =1). bucket_id_SEC1 Every input has its own Leaky Bucket used for activity monitoring. There are four possible configurations for each Leaky Bucket- see Reg. 50 to Reg. 5F. This 2-bit field selects the configuration used for input SEC1.			00 01 10 11	Input SEC1 activity monitor uses Leaky Bucket Configuration 0. Input SEC1 activity monitor uses Leaky Bucket Configuration 1. Input SEC1 activity monitor uses Leaky Bucket Configuration 2. Input SEC1 activity monitor uses Leaky Bucket Configuration 3.			
[3:0]		_	erence source EC1 is set, then	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	8 kHz. 1544/2048 kHz (dependant on Bit 2 (<i>ip_sor</i> in Reg. 34). 6.48 MHz. 19.44 MHz. 25.92 MHz. 38.88 MHz. 51.84 MHz. 77.76 MHz. Not used. 2 kHz. 4 kHz. 1 Not used.			

Address (hex): 23 Use description for Reg. 22, but SEC<input> = 2 Default Value: 0000 0000

Address (hex): 28 Use description for Reg. 22, but input = T4_ref Default Value: 0000 0011



FINAL

DATASHEET

Address (hex): 32

Register Name	cnfg_operating_r	mode	Description	` ' '	to force the state controlling state	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					TO_	DPLL_operating_	mode	
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:3]	Not used.			-	-			
[2:0]	finite state machi of zero is used to control itself. Any machine to jump taken when forci forced, the interna affect the interna	to control the sta ine controlling the allow the finite so to other value will for into that state. Cong the state mach all monitoring fun all state machine; the file for all monitori	orce the state are should be nine. While it is ctions cannot therefore, the ng and control	000 001 010 011 100 101 110 111	Automatic (interr Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.	nal state machine	e controlled).	

Register Name	force_select_reference_source Description			(R/W) Register u selection of a pa source for the TC	rticular reference	Default Value	0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					forced_refer	ence_source	
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:4]	Not used.			-	-		
[3:0]	TO DPLL. A value the automatic co- Using this mechal functions assuming the device is not progress to state input fails, the definition of the source. The effect of this priority of the self-(highest). To ensuinput reference union of the self-input reference union of the self-i	ng the source to b of zero will leave ntrol mechanism nism will bypass	within the device. all the monitoring input to be valid. If then it will leal manner. If the ige state to disqualify the to raise the ence to "1" in the programmed ances, Revertive	0000 0011 0100 1111 All other values	Automatic state of TO DPLL forced to TO DPLL forced to Automatic. Not used.	o select input SE	C1.



FINAL

DATASHEET

Register Name	cnfg_input_mode	е	Description		ister controlling various es of the device. Default Value 1100			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Set to 0	Set to 1	XO_edge	Set to 0	Set to 0	ip_sonsdhb		reversion_mode	
Bit No.	Description	-	- !	Bit Value	Value Description	n		
7	Set to 0.			0	Set to 0.			
6	Set to 1.			1	Set to 1.			
5	XO_edge			0		rising edge of the	e external	
	If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			1	oscillator. Device uses the falling edge of the external oscillator.			
4	Set to 0.	Set to 0.			Set to 0.			
3	Set to 0.			0	Set to 0.			
2	ip_sonsdhb Bit to configure input frequencies to be derived from either SONET or SDH. This applies only to selections of 0001 (bin) in the cnfg_ref_source_frequency registers when the input frequency is either 1544 kHz or 2048 kHz.			0 1	SDH- inputs set to 0001 expected to be 2048 SONET- inputs set to 0001 expected to be 1544 kHz.			
1	Not used.			-	-			
0	reversion_mode Bit to select Reve Non-revertive mo automatically sw unless the currer mode the device priority source.	ode, the device w itch to a higher p nt source fails. W	riority source, hen in Revertive	0 1	Non-revertive mode. Revertive mode.			



FINAL

DATASHEET

Address (hex): 35

Register Name	cnfg_T4_path		Description		to configure the er features in the	Default Value	0100 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
lock_T4_to_T0	T4_dig_feed- back				Set to 0x9			
Bit No.	Description			Bit Value	Value Description			
7	the input of the T be used to produ	lock_T4_to_T0 Bit selects either the T4 direct inputs, or T0 DPLL as the input of the T4 path. This allows the T4 DPLL to be used to produce different sets of frequencies to the T0 DPLL but still maintain lock.			T4 path locks independently from the T0 path. T4 DPLL locks to the output of the T0 DPLL.			
6	T4_dig_feedback Bit to select digits		de for the T4 DPLL.	0 1	T4 DPLL in analog feedback mode. T4 DPLL in digital feedback mode.			
[5:4]	Not used.			-				
[3:0]	Set to 0x9			Set to 1001				

Register Name	cnfg_dig_outputs_sonsdh			and Digital2 or	r configures <i>Digital1</i> utput frequencies to SDH compatible	Default Value	0000 1101*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	dig2_sonsdh	dig1_sonsdh		1		l	
7	Not used.			-	-		
6	Digital2 frequents SDH.	r the frequencies ancy generator are s		0	Digital2 can be selected from 1544/3088/6176/12352 kHz. Digital2 can be selected from 2048/4096/8192/16384 kHz.		
5	Digital1 frequents SDH.	r the frequencies and generator are softhis bit is set by		0	Digital1 can be s 1544/3088/61 Digital1 can be s 2048/4096/819	76/12352 kHz. elected from	
[4:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 39

Register Name	cnfg_digtial_freq		(R/W) Configures the actual frequencies of <i>Digital1</i> & <i>Digital2</i> .		Default Value	0000 1000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	3 Bit 2 Bit 1				
digital2_frequency digital1_f		_frequency			1	-1			
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:6]	digital2_frequenc	cy		00	Digital2 set to 1544 kHz or 2048 kHz.				
	Configures the fre	equency of Digita	12. Whether this is	01	Digital2 set to 3088 kHz or 4096 kHz		kHz.		
	SONET or SDH ba	ased is configure	d by Bit 6	10	Digital2 set to 61	176 kHz or 8192	kHz.		
	(dig2_sonsdh) of	Reg. 38.		11	Digital2 set to 12	2353 kHz or 163	84 kHz.		
[5:4]	digital1_frequenc	cy		00	Digital1 set to 1544 kHz or 2048 kHz.				
	Configures the fre	equency of Digita	11. Whether this is	01	Digital1 set to 30	088 kHz or 4096	kHz.		
	SONET or SDH ba	ased is configure	d by Bit 5	10	Digital1 set to 6176 kHz or 8192 kHz.				
	(dig1_sonsdh) of	Reg. 38.		11	Digital1 set to 12353 kHz or 16384 kH				
[3:0]	Not used.								

Register Name	ne cnfg_differential_outputs		cor	(R/W) Configures the electrical compatibility of the differential output driver 01 to be 3 V PECL or 3 V LVDS.		Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						01_LVDS_PECL	
Bit No.	Description			Bit Value	Value Description		
[7:2]	Not used.			-	-		
[1:0]	O1_LVDS_PECL Selection of the electrical compatibility of Output O1 between 3 V PECL and 3 V LVDS.			00 01 10 11	Output O1 disable Output O1 3 V Ploutput O1 3 V LV Not used.	ECL compatible.	



FINAL

DATASHEET

Address (hex): 3B

Register Name	Register Name cnfg_auto_bw_sel Bit 7 Bit 6 Bit 5		Description	(R/W) Register to select automatic bandwidth selection for the TO DPLL path		Default Value Bit 1	1111 1101
Bit 7			Bit 4	Bit 3 Bit 2	Bit 0		
auto_BW_sel				TO_lim_int			
Bit No.	Description			Bit Value	Value Descriptio	n	
7		ed bandwidth (Re width (Reg. 69) fo	• ,	1 0	Automatically selects either locked or acquisition bandwidth as appropriate. Always selects locked bandwidth.		
[6:4]	Not used.			-	-		
3	limited or frozen or max. frequenc subsequent over Note that when t frequency value	e integral path va when the DPLL re y. This can be use shoot when the D his happens, the via current_DPLL_ . 07) is also froze	ed to minimize PLL is pulling in. reported _freq (Reg. OC,	1 0	DPLL value froze DPLL not frozen.	n.	
[2:0]	Not used.			-	-		

Register Name	cnfg_nominal_fre [7:0]	cnfg_nominal_frequency [7:0]		(R/W) Bits [7:0] used to calibrat oscillator that c	_	Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_fr	equency_value[7:	0]		1
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	cnfg_nominal_fre	cnfg_nominal_frequency_value[7:0]		-	See register description of Reg. 3D (cnfg_nominal_frequency_value[15:8]).		



FINAL

DATASHEET

Address (hex): 3D

Register Name	cnfg_nominal_fr [15:8]	fg_nominal_frequency 5:8] Description			8] of the register te the crystal clocks the device.	Default Value	1001 1001		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			cnfg_nominal_fred	quency_value[15	:8]				
Bit No.	Description			Bit Value	Value Description	Value Description			
[7:0]	This register is us (cnfg_nominal_fi frequency of the ppm and -771 p ppm offset from	•	with Reg. 3C (:0]) to offset the	-	oscillator freque Reg. 3D hex nee an unsigned inte 0.0196229 dec. calculate the abo	am the ppm offse ncy, the value in F d to be concatena eger. The value mu will give the value solute value, the d is to be subtracte	Reg. 3C and ated. This value is ultiplied by e in ppm. To default 39321		

Register Name	not used		Description	-		Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Set to 0	Set to 0	Set to 1	Set to 0	Set to 1	Set to 0	Set to 0	Set to 0	
7	Set to 0.			0	Set to 0.			
6	Set to 0.			0	Set to 0.	Set to 0.		
5	Set to 1.			1	Set to 1.			
4	Set to 0.			0	Set to 0.			
3	Set to 1.			1	Set to 1.			
2	Set to 0.			0	Set to 0.			
1	Set to 0.			0	Set to 0.			
0	Set to 0.			0	Set to 0.			



FINAL

DATASHEET

Address (hex): 41

Register Name	cnfg_DPLL_freq_ [7:0]	_limit	Description	(R/W) Bits [7:0] of the DPLL frequency limit register.		Default Value	0111 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			DPLL_freq_li	mit_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	to which either the source before liming of the DPL determined by the when compared oscillator clockin calibrated using and Reg. 3D, the taken into accounts.	nes the extent of the TO or the T4 DF niting- i.e. it represus. The offset of the frequency offset to the offset of the device. If the confg_nominal_freen this calibration ont. The DPLL frequency of the device of the offset of	PLL will track a sents the pull-in the device is t of the DPLL e external crystal e oscillator is quency Reg. 3C is automatically uency limit limits	-	Bits [1:0] of Re to be concater integer and mu ppm value. The	culate the frequence of the control	of Reg. 41 need is a unsigned 0.078 to give a

Register Name	cnfg_DPLL_freq_limit [9:8]		Description	` , ,	(R/W) Bits [9:8] of the DPLL frequency limit register.		0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
						DPLL_freq_li	mit_value[9:8]	
Bit No.	Description			Bit Value	Value Description	alue Description		
[7:2]	Not used.			-	-			
[1:0]	DPLL_freq_limit_	PLL_freq_limit_value[9:8]			See Reg. 41 (cn	fg_DPLL_freq_lim	it) for details.	



FINAL

DATASHEET

Address (hex): 43

Register Name	egister Name cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] mask register.	of the interrupt	Default Value	0000 0000
Bit 7	Bit 7 Bit 6 Bit 5			Bit 3	Bit 2	Bit 1	Bit 0
Set to 1				SEC2 interrupt not masked	SEC1 interrupt not masked		
Bit No.	Description			Bit Value	Value Description		
7	Set to 1			1	Set to 1		
[6:4]	Not used.			-	-		
3	SEC2 interrupt n Mask bit for inpu		t.	0 1	Input SEC2 cannot generate interrupts. Input SEC2 can generate interrupts.		
2	SEC1 interrupt not masked Mask bit for input SEC1 interrupt.			0 1	Input SEC1 cannot generate interrupts. Input SEC1 can generate interrupts.		
[1:0]	Not used.			-	-		

Register Name	cnfg_interrupt_m [15:8]	ask	Description	(R/W) Bits [15:8 mask register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode interrupt not masked	main_ref_failed interrupt not masked						T4_ref interrupt not masked
Bit No.	Description			Bit Value	Value Description	n	
7	operating_mode Mask bit for oper	•		0 1	Operating mode cannot generate interrupts. Operating mode can generate interrupts.		
6	main_ref_failed in Mask bit for main	•		0 1		failure cannot ger failure can genera	•
[5:1]	Not used.			-	-		
0	T4_ref interrupt r		rt.	0	. –	not generate inte generate interru	•



FINAL

DATASHEET

Address (hex): 45

Register Name	cnfg_interrupt_m. [23:16]	ask	Description	(R/W) Bits [23: mask register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_status interrupt not masked						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		
6	T4_status Mask bit for T4_s	<i>tatu</i> s interrupt		0 1	Change in T4 sta	•	•
[5:0]	Not used.			-	-		

Register Name	cnfg_freq_divn [7:0]		Description	(R/W) Bits [7:0] of the division factor for inputs using the DivN feature.		Default Value	1111 1111	
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			divn_va	lue[7:0]	1			
Bit No.	Bit No. Description				Value Description			
[7:0]	divn_value[7:0]			-	See Reg. 47 (cn)	fg_freq_divn) for d	letails.	

CONFIDENTIAL

ACS8582

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Register Name	gister Name cnfg_freq_divn [13:8]			` ' '	(R/W) Bits [13:8] of the division factor for inputs using the DivN feature.		0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				divn_v	ralue[13:8]		1
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6]	Not used.			-	-		
[5:0]	divn_value[13:8] This register, in conjunction with Reg. 46 (cnfg_freq_divn) represents the integer value by which to divide inputs that use the DivN pre-divider. The divn feature supports input frequencies up to a maximum of 100 MHz; therefore, the maximum value that should be written to this register is 30D3 hex (12499 dec.). Use of higher DivN values may result in unreliable behavior.				· ·		d by the value us 1. i.e. to divide



FINAL

DATASHEET

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0101*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
Bit No.	Description			Bit Value	Value Description	n		
7	freq_mon_clk Bit to select the monitors to be edirectly from the	either from the o		0		uency monitors clocked by output of TO DP uency monitors clocked by crystal oscillator ency.		
6	pin. When enabl	ether the <i>main_r</i> . L is flagged on t not strictly cont andard for the fu led, the TDO pin	the TDO pin. If	DO complies with indicate the state errupt status. Thi are indication of a	e of the s allows a system			
5		ra-fast switching e will disqualify	mode. When in this a locked-to source ing input cycles.	0	Bucket or freque Currently selecte	Currently selected source only disqualified by Leal Bucket or frequency monitors. Currently selected source disqualified after less than 3 missing input cycles.		
4	to lock to a pair of the device will be regardless of the SRCSW pin is Lo to input SEC2 re that input.	ng mode, the de of sources. If the e forced to lock e signal present ow, the device w egardless of the lue of this bit is	vice is only allowed e SRCSW pin is High, to input SEC1 on that input. If the ill be forced to lock signal present on dependent on the	0 1	Normal operation mode. External source switching mode enabled. Op mode of the device is always forced to be "lowhen in this mode.			
3	there have been input-output pha unknown. If Pha then it can be from input-output pha further Phase Budisabling Phase	ase Build-out has a some source so ase relationship se Build-out is no ozen. This will mase relationship, uild-out events to Build-out could	s been enabled and witches, then the of the TO DPLL is to longer required, naintain the current	0 1	Phase Build-out Phase Build-out events will occur	frozen, no further	Phase Build-out	



FINAL

DATASHEET

Address (hex): 48

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and	9		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
Bit No.	Description			Bit Value	Value Descriptio	n	
2	PBO_en Bit to enable Phase Build-out events on source switching. When enabled a Phase Build-out event is triggered every time the TO DPLL selects a new source. This includes exiting the Holdover or Free- run states.			0	Phase Build-out not enabled. TO DPLL locks to zero degrees phase. Phase Build-out enabled on source switching.		
1	freq_monitor_soft_enable Control to enable frequency monitoring of input reference sources using soft frequency alarms.			0 1	Soft frequency monitor alarms disabled. Soft frequency monitor alarms enabled.		
0	freq_monitor_hard_enable Control to enable frequency monitoring of input reference sources using hard frequency alarms.			0 1		monitor alarms di monitor alarms er	

Register Name	cnfg_freq_mon_threshold		Description	(R/W) Register to set both the hard and soft frequency alarm limits for the monitors on the input reference sources.		Default Value	0010 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	soft_frequency_alarm_threshold				hard_frequency_alarm_threshold				
Bit No.	Description			Bit Value	Value Description				
[7:4]	soft_frequency_a Threshold to trigg sts_reference_so This is only used	ger the soft freq ources registers	uency alarms in the	-	To calculate the limit in ppm, add one to the 4-bi value in the register, and multiply by 3.81 ppm. T limit is symmetrical about zero. A value of 0010 corresponds to an alarm limit of ± 11.43 ppm.				
[3:0]	hard_frequency_alarm_threshold Threshold to trigger the hard frequency alarms in the sts_reference_sources registers, which can cause a reference source rejection.				value in the reg		by 3.81 ppm. The value of 0011 bin		



FINAL

DATASHEET

Address (hex): 4A

Register Name	threshold Description (R/W) Register to se hard and soft freque limits for the monito currently selected resource.		requency alarm nonitors on the	Default Value	0010 0011				
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2				Bit 1	Bit 0		
CL	current_soft_frequency_alarm_threshold				current_hard_frequ	uency_alarm_thres	shold		
Bit No.	Description			Bit Value	Value Description				
[7:4]	current_soft_free Threshold to trig sts_reference_se currently selecte source can be m different limits to	ger the soft frequences register and source. The curlonitored for frequencing for frequences.	uency alarm in the pplying to the rrently selected uency using	-	To calculate the limit in ppm, add one to the value in the register, and multiply by 3.81 pp limit is symmetrical about zero. A value of 00 corresponds to an alarm limit of ±11.43 ppm				
[3:0]	current_hard_free Threshold to trig sts_reference_si currently selecte	ger the hard freq ources register a	uency alarm in the		To calculate the limit in ppm, add one to to value in the register, and multiply by 3.81 limit is symmetrical about zero. A value of corresponds to an alarm limit of ±15.24 p				

Register Name	cnfg_registers_so	urce_select	Description	(R/W) Register to select the source of many of the registers.		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit			
			T4_T0_select	fr	frequency_measurement_channel_select				
Bit No.	Description			Bit Value	Value Description	on			
[7:5]	Not used.			-	-				
4	T4_T0_select Bit to select between the T0 and T4 path for: Reg. OA, OB (sts_priority_table) Reg. OC, OD and O7 (sts_current_DPLL_frequency) Reg. 77, 78 (sts_current_phase)			0 1	TO path registers selected. T4 path registers selected.				
[3:0]	frequency_measurement_channel_select Register to select which input channel the frequency measurement result in Reg. 4C (sts_freq_measurement) is taken from.			0011 0111 1001 All other values	Frequency measurement taken from input SE Frequency measurement taken from input SE Frequency measurement taken from input T4 Not used- refers to no input channel.				



FINAL

DATASHEET

Address (hex): 4C

Register Name	fred		` , •	(RO) Register from which the frequency measurement result can be read.		0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	1		freq_measu	rement_value		1			
Bit No.	Description			Bit Value	Value Descripti	ption			
[7:0]	Reg. 4B (cnfg_re will represent the to the frequency crystal oscillator	the value of the f n the channel nu egisters_source_: e offset in freque monitors. This c to the device, or	mber selected in select). This value ency from the clock	-	calculate the of	2's complement si fset in ppm of the Ilue should be mu	selected input		

Register Name	cnfg_DPLL_soft_	Jimit	Description	(R/W) Register to program the soft frequency limit of the two DPLLs. Exceeding this limit will have no effect beyond triggering a flag.		Default Value	1000 1110		
Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2		Bit 2	Bit 1	Bit 0			
freq_lim_ph_ loss			Di	PLL_soft_limit_va	lue				
Bit No.	Description			Bit Value	Value Description				
7	DPLL hits its <i>hard</i> Reg. 41 and Reg results in the DPI	phase lost indica d frequency limit a g. 42 (cnfg_DPLL_i	ns programmed in freq_limit). This ase lost state any	0 1	Phase lost/locked determined normally. Phase lost forced when DPLL tracks to hard limit.				
[6:0]	DPLL_soft_limit_value Register to program to what extent either of the DPLLs tracks a source before raising its soft frequency alarm flag (Bits 5 and 4 of Reg. 09, sts_operating). This offset is compared to the crystal oscillator frequency taking into account any programmed calibration.			-	To calculate the ppm offset multiply this 7-bit volume by 0.628 ppm. The limit is symmetrical about zo A value of 0001110 bin is equivalent to ±8.79				



FINAL

DATASHEET

Address (hex): 50

Register Name	cnfg_upper_thresh		d_0 Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 0.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky E	Bucket Configuration	on upper_thresho	old_0_value		-
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by When the accum	to operates on a 2 detects that an i on erratic, then for the accumulator of 1, 2, and the error occur, the accumulator occur, the accumulator count react the upper_thresh	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is ches the value nold_0_value, the	-	Value at which inactivity alarm	the Leaky Bucket v	will raise an

Register Name	egister Name cnfg_lower_threshold		hold_0 Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	-	Leaky E	Bucket Configuration	n lower_thresho	ld_0_value			
Bit No.	Description			Bit Value	Value Descripti	iption		
[7:0]	by 1, and for eac programmed in F which this does r decremented by	to operates on a 1 detects that an in a crratic, then for s, the accumulate h period of 1, 2, 2 deg. 53 (cnfg_decorate occur, the accumulate occur, the ac	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is	-	Value at which inactivity alarm	the Leaky Bucket ·	will reset an	



FINAL

DATASHEET

Address (hex): 52

Register Name	ne cnfg_bucket_size_0 Description		Description	(R/W) Register maximum size Bucket Configu	•	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leal	ky Bucket Configura	ation bucket_size	_0_value		1
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	et operates on a detects that an detects that an en erratic, then for the accumulation of 1, 2, Reg. 53 (cnfg_denot occur, the accumulation of 1.	or each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_0), in	-		the Leaky Bucket even with further ir	•

Register Name	cnfg_decay_rate	_0	Description		to program the k" rate for Leaky ration 0.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						,	t Configuration te_O_value	
Bit No.	Description			Bit Value	Value Description	n		
[7:2]	Not used.			-	-			
[1:0]	occur, the accum The Leaky Bucke "decay" at the sa	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 his register, in whoulator is decrement can be programme rate as the "f	nput has either reach cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1024	ms. ms.	



FINAL

DATASHEET

Address (hex): 54

Register Name	cnfg_upper_thre	shold_1	Description	activity alarm s	r to program the setting limit for Configuration 1. Default Value 0000 012		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky E	Bucket Configuration	on upper_thresho	old_1_value		-
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by When the accum	et operates on a 3 detects that an i detects that an i detects the an i detects, then for some accumulate the period of 1, 2, Reg. 57 (cnfg_denot occur, the accumulator count react the upper_thresh	nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is ches the value nold_1_value, the	-	Value at which inactivity alarm	the Leaky Bucket v	will raise an

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	Leaky B	Bucket Configuration	on lower_thresho	ld_1_value		1
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for each programmed in F which this does it decremented by The lower_threst	toperates on a 1 detects that an ir detects that an ir en erratic, then for s, the accumulato the period of 1, 2, 4 Reg. 57 (cnfg_decorot occur, the accumulations).	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-	Value at which t inactivity alarm.	the Leaky Bucket v	will reset an



FINAL

DATASHEET

Address (hex): 56

Register Name	cnfg_bucket_size	fg_bucket_size_1 Description		(R/W) Register maximum size Bucket Configu	•	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	Leaky B			tion bucket_size	_1_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	et operates on a 1 detects that an in n erratic, then fo so, the accumulator h period of 1, 2, 2 Reg. 57 (cnfg_decorate occur, the accumulator occur, the accumulator he Bucket cannot detects that the second secon	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in			the Leaky Bucket even with further in	•

Register Name	cnfg_decay_rate	_1	Description		to program the k" rate for Leaky ration 1.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						,	t Configuration te_1_value	
Bit No.	Description			Bit Value	Value Description	n		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_1_va The Leaky Bucke during a cycle, it of failed or has been which this occurs by 1, and for each programmed in th occur, the accum The Leaky Bucke "decay" at the sa effectively at one the fill rate.	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 his register, in whoulator is decrement can be programme rate as the "f	pput has either each cycle in r is incremented 1, or 8 cycles, as ich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1024	ms. ms.	



FINAL

DATASHEET

Address (hex): 58

Register Name	e cnfg_upper_threshold_2 Description			(R/W) Register activity alarm s Leaky Bucket C	etting limit for	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky Bu	ucket Configuratio	on upper_thresho	ld_2_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by When the accumprogrammed as to see the see	t operates on a 1 detects that an in n erratic, then for s, the accumulato h period of 1, 2, 4 Reg. 5B (cnfg_dec not occur, the accumulator count reacumulator count reacumulator count reacumulator securical.	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_2), in umulator is hes the value old_2_value, the	-	Value at which inactivity alarm	the Leaky Bucket v	will raise an

Register Name	cnfg_lower_thres	shold_2	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 2.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	1	Leaky E	Bucket Configuration	on lower_threshol	ld_2_value		
Bit No.	Description			Bit Value	Value Descripti	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	to operates on a 1 detects that an in a reratic, then for some the accumulate of 1, 2, and the period of 1, 2, and the accumulate of the a	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in cumulator is	-	Value at which inactivity alarm	the Leaky Bucket ·	will reset an



FINAL

DATASHEET

Address (hex): 5A

Register Name	cnfg_bucket_size_2 Description		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Leaky Bı		Bucket Configura	ucket Configuration bucket_size_2_value					
Bit No.	Description			Bit Value	Value Descript	ion			
[7:0]	by 1, and for eac programmed in F which this does r decremented by	et operates on a 2 detects that an i detects that an i den erratic, then for so, the accumulate the period of 1, 2, Reg. 5B (cnfg_denot occur, the accumulate accumul	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in	-		the Leaky Bucket even with further ir	•		

Register Name	ne cnfg_decay_rate_2 Description (R/W) Register to "decay" or "leak" Bucket Configurat					Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						,	t Configuration te_2_value	
Bit No.	Description			Bit Value	Value Description	n		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_2_va The Leaky Bucke during a cycle, it of failed or has been which this occurs by 1, and for each programmed in th occur, the accum The Leaky Bucke "decay" at the sa effectively at one the fill rate.	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 his register, in whoulator is decrement can be programme rate as the "f	pput has either each cycle in r is incremented 1, or 8 cycles, as ich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1024	ms. ms.	



FINAL

DATASHEET

Address (hex): 5C

Register Name	cnfg_upper_thre	shold_3	Description	activity alarm s	to program the setting limit for Configuration 3.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky B	Bucket Configuration	on upper_thresho	old_3_value		1
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by When the accum	to operates on a 1 detects that an in nerratic, then for some the accumulate the period of 1, 2, and occur, the accumulate the upper_thresh	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_3), in cumulator is ches the value nold_3_value, the	-	Value at which inactivity alarm	the Leaky Bucket (will raise an

Register Name	cnfg_lower_thres	shold_3	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 3.		Default Value	0000 0100			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	it 2 Bit 1				
	1	Leaky Bu	ucket Configuratio	n lower_threshold	d_3_value					
Bit No.	Description			Bit Value	Value Description					
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by The lower_thresh	to operates on a 1: detects that an in n erratic, then for s, the accumulator h period of 1, 2, 4 Reg. 5F (cnfg_decapt) cocur, the accumulator occur, the accumulator occur, the accumulation of the accumulat	put has either each cycle in r is incremented of the cycles, as ay_rate_3), in umulator is	-	Value at which the inactivity alarm.	he Leaky Bucket v	will reset an			



FINAL

DATASHEET

Address (hex): 5E

Register Name	cnfg_bucket_size	e_3	Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 3.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leak	ky Bucket Configura	tion bucket_size	_3_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	et operates on a detects that an detects that an ernatic, then for the accumulate of 1, 2, Reg. 5F (cnfg_denot occur, the accur.)	or each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_3), in	-		the Leaky Bucket even with further ir	•

Register Name	cnfg_decay_rate	_3	Description	(R/W) Register "decay" or "leal Bucket Configu	k" rate for Leaky	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
				Leaky Bucket Co decay_rate_				
Bit No.	Description			Bit Value	Value Description	n		
[7:2]	Not used.			-	-			
[1:0]	by 1, and for eac programmed in the occur, the accum The Leaky Bucke "decay" at the sa	t operates on a 1 detects that an in a erratic, then for s, the accumulate h period of 1, 2, 4 his register, in who allator is decrement can be programme rate as the "1	nput has either reach cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1024	ms. ms.	



FINAL

DATASHEET

Register Name	cnfg_output_fred (02)	quency	Description		to configure and juencies available	Default Value	1000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1			
	output_	freq_02							
Bit No. Description				Bit Value	Value Description	n			
[7:4]	output 02. Many dependent on the the T4 APLL. The Reg. 65. For mor	the output freque of the frequencie e frequencies of t se are configured e detail see the de utput frequencies	s available are he TO APLL and in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1110 1101 1110 1111		and an array and a second a second and a second a second and a second			
[3:0]	Not used.			-	-				



FINAL

DATASHEET

degister Name	cnfg_output_fred (O3)	quency	Description		(R/W) Register to configure and enable the frequencies available on outputs 03.		0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	1			output_	_freq_03	
Bit No.	Description			Bit Value	Value Description	n	
[7:4]	Not used.			-	-		
[3:0]	output 03. Many dependent on the the T4 APLL. The Reg. 65. For mor	the output freque of the frequencie e frequencies of t se are configured e detail see the d utput frequencies	es available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110		o cnfg_digital_fred cnfg_digital_fred cy/48. cy/16. cy/12. cy/8. cy/6. cy/4. cy/64. cy/48. cy/48.	• ,



FINAL

DATASHEET

Register Name	cnfg_output_fred (O4 & O1)	quency	Description						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output_	freq_01			output_	_freq_04			
Bit No.	Description			Bit Value	Value Description	n			
[7:4]	output_freq_O1 Configuration of the output frequency available at output O1. Many of the frequencies available are dependent on the frequencies of the TO APLL and the T4 APLL. These are configured in Reg. 64 and Reg. 65. For more detail see the detailed section on configuring the output frequencies.			0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1101 1110 1110	Output disabled. 2 kHz. 8 kHz. TO APLL frequency/2. Digital1 (Reg. 39 cnfg_digital_frequencies). TO APLL frequency. TO APLL frequency/16. TO APLL frequency/12. TO APLL frequency/8. TO APLL frequency/6. TO APLL frequency/4. T4 APLL frequency/48. T4 APLL frequency/16. T4 APLL frequency/16. T4 APLL frequency/16. T4 APLL frequency/8. T4 APLL frequency/8. T4 APLL frequency/4.				
[3:0]	output 04. Many dependent on the the T4 APLL. The	of the frequence e frequencies of se are configure e detail see the	the TO APLL and d in Reg. 64 and detailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1110 1110 1110	T4 APLL frequency/8. T4 APLL frequency/4. Output disabled. 2 kHz. 8 kHz. Digital2 (Reg. 39 cnfg_digital_frequencies) Digital1 (Reg. 39 cnfg_digital_frequencies) T0 APLL frequency/48. T0 APLL frequency/16. T0 APLL frequency/12. T0 APLL frequency/8. T0 APLL frequency/6. T0 APLL frequency/4. T4 APLL frequency/4. T4 APLL frequency/48. T4 APLL frequency/16. T4 APLL frequency/16. T4 APLL frequency/8. T4 APLL frequency/8. T4 APLL frequency/4.				



FINAL

DATASHEET

Address (hex): 63

Register Name	cnfg_output_frequency (MFrSync)		Description	` ' '	to configure and uencies available put.	Default Value	1100 0000	
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2					Bit O	
MFrSync_en	FrSync_en							
7	MFrSync_en Register bit to en (MFrSync).	nable the 2 kHz	Sync output	0 1	Output MFrSync disabled. Output MFrSync enabled.			
6	FrSync_en Register bit to er (FrSync).	nable the 8 kHz	Sync output	0 1	Output FrSync disabled. Output FrSync enabled.			
[5:0]	Not used.			-	-			

Register Name	cnfg_T4_DPLL_fr	requency	Description	(R/W) Register DPLL and sever parameters for		Default Value	0000 0101		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	1			1	T4_DPLL_frequency				
Bit No.	Description			Bit Value	Value Description	n			
[7:3]	Not used.			-	-				
[2:0]	the DPLL in the T will also affect th in turn, affects th O1 - O4 see Reg. not use the T4 DI run directly from (cnfg_TO_DPLL_1 required from the	gure the frequency 4 path. The frequency of the frequencies avence 60 - Reg. 62. It is PLL at all, but use the TO DPLL outprequency). If any a T4 APLL then the Jasthe T4 APLL is	out, see Reg. 65	000 001 010 011 100 101 110 111	T4 DPLL squelch 77.76 MHz (OC-N T4 APLL frequent 12E1, T4 APLL fr 16E1, T4 APLL fr 24DS1, T4 APLL 16DS1, T4 APLL E3, T4 APLL freq DS3, T4 APLL freq	N rates), cy = 311.04 MHz equency = 98.30 equency = 131.0 frequency = 148 frequency = 98.8 uency = 274.944	04 MHz. 072 MHz. 3.224 MHz. 316 MHz. 4 MHz.		



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_fr	requency	Description	(R/W) Register DPLL and seve parameters for			0000 0001		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Set to 0	T4_APLL_for_ TO	TO_freq	_to_T4_APLL		7	TO_DPLL_frequency			
Bit No.	Description	I		Bit Value	Value Description				
7	Set to 0			0	Set to 0				
6	T4_APLL_for_T0			0	T4 APLL takes its	s input from the T	Γ4 DPLL.		
	Register bit to se input from the T4	DPLL or the TC then the freque	e T4 APLL takes its DPLL. If the TO ency is controlled by	1	T4 APLL takes its input from the T0 DPLL.				
[5:4]	TO_freq_to_T4_A	PLL		00	12E1, T4 APLL fr	equency = 98.30	04 MHz.		
	_	•	ncy driven to the T4	01	16E1, T4 APLL fr				
	APLL when select	ted by Bit 6, T4 ₋	_APLL_for_T0.	10 11	24DS1, T4 APLL 16DS1, T4 APLL	•			
3	Not used.			-	-				
[2:0]	TO_DPLL_freque	-		000	77.76 MHz, digit				
			ncy of operation of		TO APLL frequen	•	Z.		
	,	•	his register affects	001	77.76 MHz, anal	•	_		
	Reg. 60 - Reg. 63		outs 01 to 04, see	010	TO APLL frequency = 311.04 MHz. 12E1, TO APLL frequency = 98.304 MHz 16E1, TO APLL frequency = 131.072 MI 24DS1, TO APLL frequency = 148.224 M				
	Neg. 60 - Neg. 63).		010					
				100					
				101	16DS1, TO APLL				
				110	Not used.	. ,			
				111	Not used.				



FINAL

DATASHEET

Address (hex): 66

Register Name	cnfg_T4_DPLL_b	W	Description	(R/W) Register to bandwidth of the	_	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 0		
		,	<u> </u>	1		T4_DPLL	_bandwidth	
Bit No.	Description			Bit Value	Value Description			
[7:2]	Not used.			-	-			
[1:0]	T4_DPLL_bandw Register to config		h of the T4 DPLL.	00 01 10 11	T4 DPLL 18 Hz b T4 DPLL 35 Hz b T4 DPLL 70 Hz b Not used.	andwidth.		

Register Name	cnfg_TO_DPLL_locked_bw	Description	(R/W) Register to configure the bandwidth of the TO DPLL, when phase locked to an input.		Default Value	0000 1101		
				TO_DPLL_lock	ked_bandwidth			
Bit No.	Description		Bit Value					
[7:4]	Not used.	Not used.			-			
[3:0]	TO_DPLL_locked_bandwidth Register to configure the bandwidt when locked to an input reference used to control whether this bandw the time or automatically switched locked.	. Reg. 3B Bit 7 is width is used all of	1000 1001 1010 1011 1100 1101 1111 0000 0001 All other values	TO DPLL 0.3 Hz I TO DPLL 0.6 Hz I TO DPLL 1.2 Hz I TO DPLL 2.5 Hz I TO DPLL 4 Hz loo TO DPLL 8 Hz loo TO DPLL 18 Hz loo TO DPLL 18 Hz loo		· · ·		



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_a	cq_bw	Description	(R/W) Register to bandwidth of the not phase locked	e TO DPLL, when	Default Value	0000 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					TO_DPLL_acquisition_bandwidth				
Bit No.	No. Description				Value Description				
[7:4]	Not used.			-	-				
[3:0]	when acquiring p Reg. 3B Bit 7 is u	gure the bandwid hase lock on an sed to control w used, or automa	of the TO DPLL input reference.	1000 1001 1010 1011 1100 1101 1111 0000 0001 All other values	TO DPLL 0.3 Hz a TO DPLL 1.2 Hz a TO DPLL 2.5 Hz a TO DPLL 4 Hz ac TO DPLL 8 Hz ac TO DPLL 18 Hz ac TO DPLL 18 Hz ac TO DPLL 35 Hz ac	acquisition bandy acquisition bandy acquisition bandy acquisition bandy quisition bandwicquisition	vidth. vidth. vidth. vidth. dth. dth. vidth. vidth.		



FINAL

DATASHEET

Register Name	cnfg_T4_DPLL_d	amping	Description	(R/W) Register to configure the damping factor of the T4 DPLL, along with the gain of Phase Detector 2 in some modes.			Default Value	0001 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit 1	Bit O	
	T4	!_PD2_gain_alog	_8k			T4_damping			
Bit No.	Description			Bit Value	Value Description				
7	Not used.			-	-				
[6:4]	when locking to a analog feedback	ol the gain of the a reference of 8 k mode. This settir election is enable		-	Gain value of the Phase Detector 2 when loan 8 kHz reference in analog feedback mo				
3	Not used.			-	-				
[2:0]	T4_damping Register to config DPLL. The bit val damping factors, selected. Dampir (011). The Gain Peak fo Value Description	ues corresponds depending on th ng factor of 5 beir r the Damping Fa	to different e bandwidth ng the default ctors given in the	001 010 011 100 101	frequer 18 Hz 1.2 2.5 5 5	owing bandwidths			
	Damping Factor		Gain Peak	110	Not used.				
	1.2 2.5 5 10 20	2.5 0.2 dB 5 0.1 dB 10 0.06 dB			Not used.				



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_d	amping	Description	(R/W) Register damping factor along with the Detector 2 in s	of the TO	he TO DPLL, of the Phase				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	В	it 2	Bit	1	Bit O	
	TC	 _PD2_gain_alog	g_8k			TO_damping				
Bit No.	Description			Bit Value	Value Description					
7	Not used.			-	-	-				
[6:4]	when locking to a analog feedback	ol the gain of the a reference of 8 mode. This sett election is enable	e Phase Detector 2 kHz or less in ing is only used if ed in Reg. 6D Bit 7,	-	Gain value of the Phase Detector 2 when locking an 8 kHz reference in analog feedback mode.				_	
3	Not used.			-	-					
[2:0]	TO_damping Register to config DPLL. The bit val- damping factors, selected. Dampir (011).	ues corresponds depending on t	he bandwidth	001 010 011 100		LL damping factor at the following bandwency selections: 8 Hz 18 Hz 35 Hz 70 Hz 2.5 1.2 1.2 1.2 5 2.5 2.5 2.5 5 5 5				
	The Gain Peak fo Value Description		actors given in the lated below.	101	5	5 5	5 5	10 10	10 20	
	Damping Factor		Gain Peak	000 110	Not used. Not used. Not used.					
	1.2 2.5 5 10 20		0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	111						



FINAL

DATASHEET

Register Name	cnfg_T4_DPLL_F	PD2_gain	Description		to configure the Detector 2 in some T4 DPLL.	1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0		
T4_PD2_gain_ enable		T4_PD2_gain_a	alog		T4_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Descriptio	n		
7	T4_PD2_gain_er	nable		0 1		ed. nabled and choice he locking mode:		
[6:4]	_	rol the gain of Pl a reference, hig a mode. This set selection is disal	her than 8 kHz, in ting is not used if	-	Gain value of Phase Detector 2 when locking high frequency reference in analog feedback			
3	Not used.			-	-			
[2:0]		ol the gain of Pl a reference in d ng is always use		-	- Gain value of Phase Detector 2 when lo reference in digital feedback mode.			



FINAL

DATASHEET

Address (hex): 6D

Register Name	cnfg_TO_DPLL_F	PD2_gain	Description	. , ,	to configure the Detector 2 in some TO DPLL.	1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0		
TO_PD2_gain_ enable		TO_PD2_gain_a	log		7	ital		
Bit No.	Description			Bit Value	Value Descriptio	n		
7	TO_PD2_gain_er	nable		0 1	TO DPLL Phase Detector 2 not used. TO DPLL Phase Detector 2 gain enabled and choose of gain determined according to the locking mood digital feedback mode analog feedback at 8 kHz.			
[6:4]		ol the gain of Phare reference, high mode. This sett election is disab	her than 8 kHz, in ting is not used if	-	Gain value of Phase Detector 2 when lockin high frequency reference in analog feedbac			
3	Not used.			-	-			
[2:0]		ol the gain of Pr a reference in d ng is always use		-	Gain value of Phreference in digit	hen locking to any le.		

Register Name	Name - Description		Description	-		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		1	·	1			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	Leave at default	value. Do not write	e to this register.	00000000	-		



FINAL

DATASHEET

Address (hex): 71

Register Name	-		Description	-		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit No.	Description			Bit Value	Value Descriptio	n	

Register Name	-		Description	-		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		1			-	ı	
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	Leave at default	value. Do not write	e to this register.	00000000	-		



FINAL

DATASHEET

Register Name	cnfg_phase_loss_fine_limit		Description		to configure some ers of the TO DPLL . Default Value 1010 0010				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
fine_limit_en	noact_ph_loss	narrow_en			p	hase_loss_fine_l	imit		
Bit No.	Description			Bit Value	Value Description				
7	fine_limit_en Register bit to er Bits [2:0]. When determined by or must be disabled required, see Re cnfg_phase_loss	disabled, phase ther means with d when multi-UI g. 74,	lock/loss is in the device. This	0 1	Phase loss indication only triggered by other many phase loss triggered when phase error exceed limit programmed in phase_loss_fine_limit, Bits [2:0].				
6	and will phase lo when a source b giving tolerance indicated, then f instigated (±360	y, when the DPLI is not consider plack to the nearest ecomes availability or missing cycle requency and place of locking). This is to indicate phase	detects this nase lock to be lost st edge (±180°) le again, hence s. If phase loss is	0 1	No activity on reference does not trigger pha- indication. No activity triggers phase loss indication.				
5	narrow_en (test Set to 1 (default			0 1	Set to 1				
[4:3]	Not used.			-	-				
[2:0]	the phase limit a lost or locked. The window size of a position of the inthe window limit indicates phase any time then pheror most cases the satisfactory. The to the value, so a locked in the phase in the pheror most cases the satisfactory.	y Bit 7, this regis at which the devi- ne default value round ±90 - 180 aputs to the DPL for 1 - 2 second lock. If it is outsi- nase loss is imma the default value window size cha a value of 1 (000	L has to be within is before the device de the window for ediately indicated.	111	Do not use. Indicates phase loss continuous Small phase window for phase lock indication Recommended value.))) Larger phase windows for phase lock indication ()))				



FINAL

DATASHEET

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register of the paramet phase detector	1000 0101				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss	_coarse_limit			
Bit No.	Description			Bit Value	Value Descriptio	n			
7	whose range is d phase_loss_coar sets the limit in the	nable the coarse letermined by rse_limit Bits [3:0 he number of inpl ase can move by]. This register ut clock cycles (UI)	0 1	detector.				
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke many cycles (UI).	and still do direct ncy rate (up to 77 ector and phase I bit enables the wid ows the device to ep track of, drifts The range of the register used for	7.76 MHz), a wide ock detector is de range phase	0 1	Wide range phase detector off. Wide range phase detector on.				
5	detector to be us should also be so coarse phase de over many thous excellent jitter ar enables that pha algorithm, so tha a faster pull-in of the phase measu can give a slower frequencies, but overshoot. Setting this bit in with a 19.44 MH dynamic response.	ands of input cycled wander tolerand wander tolerand see result to be use the DPLL. If this the DPLL is limited a pull-in rate at his could also be used the direct locking make input, would give as a 19.44 MHz, where the input	Igorithm. Bit 6 tivated. The ire and keep track les, thus allowing nce. This bit sed in the DPLL easurement gives bit is not set then it to ±360° which gher input ed to give less ode, for example we the same Iz input used with		DPLL phase detector limited to ±360° (±1 However it will still remember its original p position over many thousands of UI if Bit 6 DPLL phase detector also uses the full coaphase detector result. It can now measure ±360° x 8191 UI = ±2,948,760°.				
4	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 74

Register Name	cnfg_phase_loss	s_coarse_limit	Description	` ' '	to configure some ers of the TO DPLL	Default Value	1000 0101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1			
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_coarse_limit			
Bit No.	Description			Bit Value				
[3:0]	phase_loss_coar	rse_limit		0000	Input phase error tracked over ±1 UI.			
	Sets the range of	f the coarse phas	e loss detector	0001	Input phase erro	r tracked over ±3	B UI.	
	and the coarse p	hase detector.		0010	Input phase erro	r tracked over ±7	' UI.	
	When locking to	a high frequency	signal, and jitter	0011	Input phase erro	r tracked over ±1	.5 UI.	
	tolerance greate	r than 0.5 UI is re	quired, then the	0100	Input phase erro	r tracked over ±3	31 UI.	
	DPLL can be con	figured to track p	hase errors over	0101	Input phase erro	r tracked over ±6	33 UI.	
	many input clock	periods. This is p	articularly useful	0110	Input phase erro	r tracked over ±1	.27 UI.	
	with very low bar	ndwidths. This reg	ister configures	0111	Input phase erro	r tracked over ±2	255 UI.	
	how many UI ove	er which the input	phase can be	1000	Input phase erro	r tracked over ±5	511 UI.	
	tracked. It also s	ets the range of t	he coarse phase	· · ·				
	loss detector, wh	iich can be used v	vith or without the	1010	Input phase erro	r tracked over ±2	2047 UI.	
	multi-UI phase ca	apture range capa	ability.	1011	Input phase erro	r tracked over ±4	1095 UI.	
	This register valu	ue is used by Bits	6 and 7.	1100-1111	Input phase erro	r tracked over ±8	3191 UI.	

Register Name	cnfg_phasemon Description			. , ,	to configure the function for low ts.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window							
Bit No.	Description			Bit Value	Value Descripti	on	
7	ip_noise_window Register bit to enable around low-frequent feature ensures that outside the 5% wind will not be considered any possible phase connection is removed.	cy inputs (2, 4 at any edge ca dow where the ed within the E hit when a lov	and 8 kHz). This used by noise edge is expected PLL. This reduce: v-frequency			all edges for pha	•
[6:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 77

Register Name	sts_current_phas [7:0]	se	Description	(RO) Bits [7:0] of the current phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_p	hase[7:0]			
Bit No.	Description			Bit Value	Value Description	on	
[7:0]		current phase regi se [15:8] for detai	ster. See Reg. 78 ils.	-	See Reg. 78 sts	_current_phase [.	15:8] for details.

Register Name	sts_current_phas [15:8]	6e	Description	(RO) Bits [15:8] phase register.	of the current	Default Value	0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bit 0					
		I	current_p	hase[15:8]			1			
Bit No.	Description	Description			Value Description					
[7:0]	current_phase Bits [15:8] of the register is used to either the TO DPL Reg. 4B Bit 4 T4_ in the phase aver bandwidth) befor	o read from the p L or the T4 DPLL _TO_select. The varager (filter with a	hase detector of , according to alue is averaged pprox. 100 Hz	-	with the value in This 16-bit value integer. The value averaged value	s register should b n Reg. 77 sts_curr le is a 2's complem lue multiplied by 0. of the current pha lasured at the DPL	ent_phase [7:0]. nent signed .707 is the ase error, in			



FINAL

DATASHEET

Register Name	cnfg_phase_alar	m_timeout	Description	(RO) Register to configure how long before a phase alarm is raised on an input		Default Value	0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
		tin			imeout_value				
Bit No.	Description			Bit Value	Value Description	e Description			
[7:6]	Not used.			-	-				
[5:0]	the TO DPLL is at input has been re is no way to mea because it is no I phase alarms au				time before a ph input. The value seconds. This til controlling state Pre-locked2 or F	nase alarm will be multiplied by 2 g me value is the tir machine will spe	ves the time in ne that the nd in Pre-locked, before setting the		



FINAL

DATASHEET

Register Name cnfg_sync_pulses		S	Description		(R/W) Register to configure the Sync outputs.		0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Set to 0		1		8k_invert	8k_pulse	2k_invert	2k_pulse		
Bit No.	Description		Bit Value	Value Descript	tion	-			
7	Set to 0			0	-				
[6:4]	Not used.	Not used.			-				
3	8k_invert			0	8 kHz FrSync o	output not inverted.			
	Register bit to invert the 8 kHz output from FrSync.			1	-	8 kHz FrSync output inverted.			
2	8k_pulse			0	8 kHz FrSync o	output not pulsed.			
	to be either pulse must be enabled	ed or 50:50 duty I to use "pulsed o It, and then the p II be equal to the	oulse width on the	1	8 kHz FrSync o	output pulsed.			
1	2k_invert			0	2 kHz MFrSyno	output not inverte	d.		
	Register bit to in MFrSync.	vert the 2 kHz ou	tput from	1		2 kHz MFrSync output inverted.			
0	2k_pulse			0	2 kHz MFrSyno	output not pulsed			
	Register bit to er MFrSync to be ei Output 03 must mode on the MFr width on the MFr period of the out	ther pulsed or 50 be enabled to us rSync output, and Sync output will	0:50 duty cycle. e "pulsed output" d then the pulse be equal to the	1	2 kHz MFrSynd	c output pulsed.			



FINAL

DATASHEET

Address (hex): 7B

Register Name -		Description	-		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0	
Bit No.	Bit No. Description			Bit Value	Value Descriptio	n		
[7:0]	[:0] Leave at default value. Do not write to this register.			0000 0000	-			

Address (hex): 7C

Register Name -		Description	-		Default Value	0010 1011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit No.	Description				1		
2.0.1.0.	Doscription			Bit Value	Value Description	n	

Register Name	cnfg_interrupt		Description	(R/W) Register to configure interrupt output.		Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	1	1		1	GPO_en	tristate_en	int_polarity
Bit No. Description			Bit Value	Value Descrip	tion		
[7:3]	Not used.			-	-		
2	GPO_en (Interrupt General Purpose Output). If the interrupt output pin is not required, then setting this bit will allow the pin to be used as a general purpose output. The pin will be driven to the state of the polarity control bit, int_polarity.		0 1		Interrupt output pin used for interrupts. Interrupt output pin used for GPO purpose.		
1	tristate_en The interrupt can be configured to be either connected directly to a processor, or wired together with other sources.		0 1	Interrupt pin o	Interrupt pin always driven when inactive. Interrupt pin only driven when active, high-impedance when inactive.		
0	int_polarity The interrupt pin can be configured to be active High or Low.		0	Active Low - pin driven Low to indicate ac interrupt. Active High - pin driven High to indicate a interrupt.			



FINAL

DATASHEET

Register Name	protect ago		(R/W) Protectio protect against software writes.	erroneous		1000 0101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0
	protecti						
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	device. Three mo (i) protected (ii) fully unprotect (iii) single unprote When protected, be written to. Whe register in the dev	be used to ensur specific value to to modify any ot des of protection ted ected. no other register en fully unprotect vice can be writted one register can	this register, her register in the are offered, in the device can ted, any writeable en to. When single be written before	0000 0000 - 1000 0100 1000 0101 1000 0110 1000 0111 - 1111 1111	Fully unprotect Single unprotect Protected mod	ed.	



FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8582 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1, with the following minor exceptions, and the user should refer to the standard for further information.

- The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- In common with some other manufacturers, pin TRST is internally pulled Low to disable JTAG by default. The standard is to pull High. The polarity of TRST is as the standard: TRST High to enable JTAG boundary scan mode, TRST Low for normal operation.

The JTAG timing diagram is shown in Figure 15.

Over-voltage Protection

The ACS8582 may require Over-Voltage Protection on input reference clock ports according to ITU recommendation K.41. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ± 100 mA to JEDEC Standard No. 78 August 1997.

Figure 15 JTAG Timing




Table 21 JTAG Timing (see Figure 15)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns



FINAL

DATASHEET

Maximum Ratings

Important Note: The absolute maximum ratings in Table 22 are stress ratings only, and functional operation of the device at conditions other than those indicated in the operating conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 22 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	-0.5	3.465	V
Input Voltage (non-supply pins)	V _{IN}	-	3.465	V
Output Voltage (non-supply pins)	V _{OUT}	-	3.465	V
Ambient Operating Temperature Range	T _A	0	+70	°C
Storage Temperature	T _{STOR}	-50	+150	°C

Operating Conditions

Table 23 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	3.0	3.3	3.465	V
Ambient Temperature Range	T _A	0	-	+70	°C
Supply Current (Typical - one 19 MHz output)	I _{DD}	-	110	200	mA
Total Power Dissipation	P _{TOT}	-	360	720	mW

DC Characteristics

Table 24 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μΑ



FINAL

DATASHEET

Table 25 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 26 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V_{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μА

Table 27 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4 mA)$	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4 mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 28 DC Characteristics: PECL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Output Low Voltage (Note (i))	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output High Voltage (Note (i))	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note (i))	V _{ODPECL}	580	-	900	mV

Note: (i) With 50 Ω load on each pin to V_{DD} -2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD} .

FINAL

DATASHEET

Figure 16 Recommended Line Termination for PECL Output Ports





Table 29 DC Characteristics: LVDS Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Note: (i) With 100 Ω load between the differential outputs.

Figure 17 Recommended Line Termination for LVDS Output Port





FINAL

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI pk-pk max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 30 Output Jitter Generation

Test Definition			Conditions		Jitter Spec	ACS8582 Jitter
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
G813 for 155 MHz o/p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 pk-pk	0.067 pk-pk
				8k lock		0.065 pk-pk
G813 & G812 for 2.048 MHz option 1	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
G813 for 155 MHz o/p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.076 pk-pk
G812 for 1.544 MHz o/p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk
G812 for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
G812 for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 pk-pk	0.065 pk-pk
ETS-300-462-3 for 2.048 MHz SEC o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 pk-pk	0.012 pk-pk
ETS-300-462-3 for 2.048 MHz SEC o/p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 pk-pk	0.012 pk-pk
ETS-300-462-3 for 2.048 MHz SSU o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
ETS-300-462-5 for 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
ETS-300-462-5 for 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.067 pk-pk
GR-253-CORE net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.027 pk-pk
GR-253-CORE net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.017 pk-pk
GR-253-CORE net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.118 pk-pk
GR-253-CORE net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.067 pk-pk
GR-253-COREcat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.076 pk-pk
					0.01 rms	0.006 rms
GR-253-CORE cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.018 pk-pk
					0.01 rms	0.003 rms



FINAL

DATASHEET

Table 30 Output Jitter Generation

Test Definition		Conditions			Jitter Spec	ACS8582 Jitter
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
GR-253-CORE DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.001 pk-pk
					0.01 rms	<0.001 rms
AT&T 62411 for 1.544 MHz	10 Hz - 8 kHz	4 Hz	1.544 MHz	8k lock	0.02 rms	<0.001 rms
AT&T 62411 for 1.544 MHz	8 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 for 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 for 1.544 MHz	Broadband	4 Hz	1.544 MHz	8k lock	0.05 rms	<0.001 rms
G-742 for 2.048 MHz	DC - 100 kHz	4 Hz	2.048 MHz	8k lock	0.25 rms	0.012 rms
G-742 for 2.048MHz	18 kHz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
G-736 for 2.048MHz	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
GR-499-CORE & G824 for 1.544 MHz	10 Hz - 40kHz	4 Hz	1.544 MHz	8k lock	5.0 pk-pk	0.006 pk-pk
GR-499-CORE & G824 for 1.544 MHz	8 kHz - 40kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.006 pk-pk
GR-1244-CORE for 1.544 MHz	> 10 Hz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk

Note...This table is only for comparing the ACS8582 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.




FINAL

DATASHEET

Input/Output Timing

Figure 18 Input/Output Timing with Phase Build-out Off



311.04 MHz

F8523D_021IP_0PTiming_02

-3.75 ± 1.25 ns




FINAL

DATASHEET

Package Information

Figure 19 LQFP Package



- - 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
 - 2. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-
 - DIMENSIONS "E1" AND "D1" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 - REFERENCE JEDEC STD MS-026, VARIATION BCD.

Thermal Conditions


The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.



FINAL

DATASHEET

Figure 20 Typical 64 Pin LQFP Footprint



	DIMENSIONS				
DIM	INCHES	MILLIMETERS			
С	(.441)	(11.20)			
G	.378	9.60			
Р	.020	0.50			
Х	.012	0.30			
Υ	.063	1.60			
Z	.504	12.80			

NOTES:

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. SQUARE PACKAGE DIMENSIONS APPLY IN BOTH " X " AND " Y " DIRECTIONS.
- 3. REFERENCE IPC-SM-782A, RLP NO. 572A.

Notes: (i) Solderable to this limit.

- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.




FINAL

DATASHEET

Application Information

Figure 21 Simplified Application Schematic





FINAL

DATASHEET

Abbreviations

E1

APLL Analogue Phase Locked Loop **BITS Building Integrated Timing Supply DFS** Digital Frequency Synthesis **DPLL** Digital Phase Locked Loop DS₁ 1544 kbit/s interface rate DTO Discrete Time Oscillator

2048 kbit/s interface rate

1/0 Input - Output LOS Loss Of Signal

LQFP Low profile Quad Flat Pack **LVDS** Low Voltage Differential Signal MTIE Maximum Time Interval Error

ΝE Network Element

OCXO Oven Controlled Crystal Oscillator

PB₀ Phase Build-out

PDH Plesiochronous Digital Hierarchy **PECL** Positive Emitter Coupled Logic **PFD** Phase and Frequency Detector

PLL Phase Locked Loop **POR** Power-On Reset ppb parts per billion ppm parts per million pk-pk peak-to-peak rms root-mean-square

RO Read Only R/W Read/Write

SDH Synchronous Digital Hierarchy **SEC** SDH/SONET Equipment Clock

SETS Synchronous Equipment Timing source

SONET Synchronous Optical Network SSU Synchronization Supply Unit STM Synchronous Transport Module

TDEV Time Deviation

TCXO Temperature Compensated Crystal

Oscillator

UI Unit Interval XO Crystal Oscillator

References and Associated Documents

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard

[2] AT & T 62411 (12/1990)

ACCUNET® T1.5 Service description and Interface

Specification

[3] ETSI ETS 300 462-3, (01/1997)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization

networks

[4] ETSI ETS 300 462-5 (09/1996)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[5] IEEE 1149.1 (1990)

Standard Test Access Port and Boundary-Scan

Architecture

[6] ITU-T G.703 (10/1998)

Physical/electrical characteristics of hierarchical digital

interfaces

[7] ITU-T G.736 (03/1993)

Characteristics of a synchronous digital multiplex

equipment operating at 2048 kbit/s

[8] ITU-T G.742 (1988)

Second order digital multiplex equipment operating at

8448 kbit/s, and using positive justification

[9] ITU-T G.783 (10/2000)

Characteristics of synchronous digital hierarchy (SDH)

equipment functional blocks

[10] ITU-T G.812 (06/1998)

Timing requirements of slave clocks suitable for use as

node clocks in synchronization networks

[11] ITU-T G.813 (08/1996)

Timing characteristics of SDH equipment slave clocks

(SEC)

[12] ITU-T G.822 (11/1988)

Controlled slip rate objectives on an international digital

connection

[13] ITU-T G.823 (03/2000)

The control of jitter and wander within digital networks

which are based on the 2048 kbit/s hierarchy



FINAL

DATASHEET

[14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

[15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH)

[16] ITU-T K.41 (05/1998)

Resistability of internal interfaces of telecommunication centres to surge overvoltages

[17] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

Trademark Acknowledgements

Semtech Corp and the Semtech S logo are registered trademarks of Semtech Corporation.

Telcordia is a registered trademark of Telcordia Technologies.



FINAL

DATASHEET

Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be DRAFT, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle.

DRAFT status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design.

The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design.

The datasheet is only raised to FINAL status after the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 1.00) of the ACS8582 datasheet. Changes made for this document revision are given in Table 31, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 31: Revision History

Revision	Reference	Description of Changes
1.00/March 2008	All pages	First release of PRELIMINARY datasheet.



CONFIDENTIAL

FINAL

ACS8582

DATASHEET

Notes	

FINAL

DATASHEET

Ordering Information

Table 32 Parts List

Part Number	Description
ACS8582T	SETS LITE Synchronous Equipment Timing Source for Stratum 3/4E and SMC Systems. Lead (Pb)-free version available (ACS8582T), RoHS and WEEE compliant.

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contact Information

Semtech Corporation Advanced Communications & Sensing Products

	E-mail: sales@semtech.com	acsupport@semtech.com	Internet: http://www.semtech.com		
USA	200 Flynn Road, Camarillo, CA 93 Tel: +1 805 498 2111 Fax: +1 8				
FAR EAST	12F, No. 89 Sec. 5, Nanking E. Road, Taipei, 105, TWN, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390				
EUROPE	Semtech Ltd., Units 2 & 3, Park (Tel: +44 (0)1794 527 600 Fax:	rk Court, Premier Way, Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN. ax: +44 (0)1794 527 601			



ISO9001 CERTIFIED