## ACS8525 LC/P

Line Card Protection Switch for SONET/SDH Systems

### **ADVANCED COMMUNICATIONS**

### **FINAL**

**DATASHEET** 

## Description

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC (SDH/SONET Equipment Clock) + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against the Master clock failure. The selection of the Master/Slave input can be forced by a Force Fast Switch pin. If both the Master and Slave input clocks fail, the Stand-by "Group" is selected or, if no Stand-by is available, the device enters Digital Holdover mode.

The ACS8525 can perform frequency translation, converting, for example, an 8 kHz SEC input clock from a backplane into a 155.52 MHz clock for local line cards.

Master and Slave SEC inputs to the device support TTL/CMOS and PECL/LVDS. The Stand-by SEC and three Sync inputs are TTL/CMOS only.

The ACS8525 generates two SEC clock outputs, via one PECL/LVDS and one TTL/CMOS port, with spot frequencies from 2 kHz up to 311.04 MHz (up to 155.52 MHz on the TTL/CMOS port). It also provides an 8 kHz Frame Sync and a 2 kHz Multi-Frame Sync signal output with programmable pulse width and polarity.

The ACS8525 includes a Serial Port, which can be SPI compatible, providing access to the configuration and status registers for device setup.


IEEE 1149.1 JTAG Boundary Scan is supported.

#### **Features**

- ◆ SONET/SDH applications up to OC-3/STM-1 bit rates
- Switches between grouped inputs (SEC/Sync pairs)
- Inputs: three SECs at any of 2, 4, 8 kHz (and N x 8 kHz multiples up to 155.52 MHz), plus Frame Sync/Multi-Frame Sync
- Outputs: two SEC clocks at any of several spot frequencies from 2 kHz up to 77.76 MHz via the TTL/CMOS port and up to 311.04 MHz via the PECL/LVDS port
- Selectable clock I/O port technologies
- Modes for E3/DS3 and multiple E1/DS1 rate output clocks
- Generates 8 kHz Frame Sync and 2 kHz Multi-Frame Sync output clocks with programmable pulse width and polarity
- Frequency translation of SEC input clock to a different local line card clock
- Robust input clock source activity monitoring on all inputs
- Supports Free-run, Locked and Digital Holdover modes of operation
- Automatic "Hit-less" source switchover on loss of input
- ◆ External force fast switch between SEC1/SEC2 inputs
- Phase Build-out for output clock phase continuity during input switchover
- PLL "Locked" and "Acquisition" bandwidths individually selectable from 18, 35 or 70 Hz
- Serial interface for device set-up
- ◆ Single 3.3 V operation, 5 V I/O compatible
- Operating temperature (ambient) of -40 to +85°C
- Available in LQFP 64 package

## **Block Diagram**

Figure 1 Block Diagram of the ACS8525 LC/P





## **FINAL**

## DATASHEET

## Table of Contents

Section	Page
Description	1
Block Diagram	
Features	
Table of Contents	2
Pin Diagram	
Pin Description	
Introduction	
General Description	
Inputs	
Preconfiguring Inputs	
PECL/LVDS Input Port Selection	
Input Locking Frequency Modes	
Input SEC Activity Monitors	
Leaky Bucket Accumulator	
Fast Activity Monitor	
Selector	
Selection of Input SECs	
External Protection Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Forcing of the Operating Mode of the Device	
Phase Locked Loops (PLLs)	
PLL Overview	
PLL Architecture	
PLL Operational Controls	
Phase Compensation Functions	
DPLL Feature Summary	
Outputs	
PECL/LVDS Output Port Selection	
Output Frequency Selection and PLL Configuration	
Operating Modes (States) of the Device	
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Digital Holdover Mode	
Pre-locked2 Mode	
Local Oscillator Clock	
Status Reporting and Phase Measurement	
Input Status Interrupts	
Input Status Information	
DPLL Frequency Reporting	
Measuring Phase Between Master and Slave/Stand-by SEC Sources	
Sync Reference Sources	
Aligning Phase of MFrSync and FrSync Outputs to Phase of Sync Inputs	34
Power-On Reset	
Serial Interface	
Register Map	
Register Organization	
Multi-word Registers	
Register Access	
Interrupt Enable and Clear	
Defaults	
Register Descriptions	



ADVANCED COMMUNICATIONS	FINAL	DATASHEET
Section		Page
Electrical Specifications		98
JTAG		98
Over-voltage Protection		
ESD Protection		
Latchup Protection		
Maximum Ratings		99
Operating Conditions		
DC Characteristics		
Jitter Performance		
Input/Output Timing		
Package Information		
Thermal Conditions		
Application Information		
References		
Abbreviations		
Notes		
Trademark Acknowledgements		
Revision Status/History		
Ordering Information		
Disclaimers		
Contacts		112




**FINAL** 

**DATASHEET** 

Pin Diagram

Figure 2 ACS8525 Pin Diagram Line Card Protection Switch for SONET/SDH Systems





**FINAL** 

**DATASHEET** 

## Pin Description

#### Table 1 Power Pins

Pin Number	Symbol	I/O	Туре	Description
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts ±10%.
22	VDD_DIFF	Р	-	Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts ±10%.
27	VDD5V	Р	-	Digital Supply for $+5$ Volts Tolerance to Input Pins. Connect to $+5$ Volts ( $\pm 10\%$ ) for clamping to $+5$ Volts. Connect to VDD for clamping to $+3.3$ Volts. Leave floating for no clamping. Input pins tolerant up to $+5.5$ Volts.
32, 36, 38, 39, 45, 46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Р	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%.
4	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±10%.
14, 57	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs APLL2 and APPL1, +3.3 Volts ±10%.
15, 58	AGND3, AGND4		-	Supply Ground: Analog ground for output PLLs APLL2 and APPL1.
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Supply Ground: Digital ground for components in PLLs.
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Supply Ground: Digital ground for logic.
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential ports.
1, 3	AGND1, AGND2	Р	-	Supply Ground: Analog grounds.

Note...I = Input, O = Output, P = Power,  $TTL^U = TTL$  input with pull-up resistor,  $TTL_D = TTL$  input with pull-down resistor.

## Table 2 Internally Connected

Pin Number	Symbol	I/O	Туре	Description
2, 16, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6,	-	-	Internally Connected: Leave to float.
55, 59	NC1, NC2	-	-	Not Connected: Leave to float.

### Table 3 Other Pins

Pin Number	Symbol	1/0	Туре	Description
5	INTREQ	0	TTL/CMOS	Interrupt Request: Active High/Low software Interrupt output.
6	REFCLK	I	ΠL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).
13	SRCSW	I	TTL <sub>D</sub>	Source Switching: Force Fast Source Switching on SEC1 and SEC2.



FINAL

DATASHEET

Table 3 Other Pins (cont...)

Pin Number	Symbol	I/O	Туре	Description		
17	FrSync	0	TTL/CMOS	Output Reference: 8 kHz Frame Sync output.		
18	MFrSync	0	TTL/CMOS	Output Reference: 2 kHz Multi-Frame Sync output.		
19, 20	O1POS, O1NEG	0	LVDS/PECL	Output Reference: Programmable, default 38.88 MHz, LVDS.		
23, 24	SEC1_POS, SEC1_NEG	ı	PECL/LVDS	Input Reference: Programmable, default 19.44 MHz, PECL.		
25, 26	SEC2_POS, SEC2_NEG	ı	PECL/LVDS	Input Reference: Programmable, default 19.44 MHz PECL.		
28	SYNC1	I	TTL <sub>D</sub>	(Master) Multi-Frame Sync 2kHz Input: Connect to 2 or 8 kHz Multi-Frame Sync output of Master SETS.		
29	SEC1	I	TTL <sub>D</sub>	(Master) Input Reference: Programmable, default 8 kHz.		
30	SEC2	I	TTL <sub>D</sub>	(Slave) Input Reference: Programmable, default 8 kHz.		
33	SYNC2	I	TTL <sub>D</sub>	(Slave) Multi-Frame Sync 2 kHz: Connect to 2 or 8 kHz Multi-Frame Sync output of Slave SETS.		
34	SEC3	I	TTL <sub>D</sub>	(Stand-by) Input Reference: External stand-by reference clock source programmable, default 19.44MHz.		
35	SYNC3	I	TTL <sub>D</sub>	(Stand-by) Input Reference: External stand-by 2 or 8 kHz Multi-Frame Sync clock source.		
37	TRST	I	TTL <sub>D</sub>	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 is Boundary Scan stand-by mode, still allowing normal device operation (JTAG logic transparent). NC if not used.		
41	TMS	I	TTL <sub>D</sub>	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. NC if not used.		
42	CLKE	I	TTL <sub>D</sub>	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.		
43	SDI	I	TTL <sub>D</sub>	Serial Interface Address: Serial Data Input.		
44	CSB	I	TTL <sup>U</sup>	Chip Select (Active <i>Low</i> ): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface.		
47	SCLK	I	TTL <sub>D</sub>	Serial Data Clock. When this pin goes High data is latched from SDI pin.		
48	PORB	I	TTL <sup>U</sup>	Power-On Reset: Master reset. If PORB is forced Low, all internal states are reset back to default values.		
49	TCK	I	TTL <sub>D</sub>	JTAG Clock: Boundary Scan clock input.		
50	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.		
51	TDI	I	TTL <sub>D</sub>	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.		
52	SDO	0	TTL <sub>D</sub>	Interface Address: SPI compatible Serial Data Output.		
56	02	0	TTL/CMOS	Output Reference: Programmable, default 19.44 MHz.		
64	SONSDHB	I	TTL <sub>D</sub>	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34, Bit 2 and Reg. 38, Bit 5, Bit 6 and Reg. 64 Bit 4. When set Low, SDH rates are selected (2.048 MHz etc.) and when set High, SONET rates are selected (1.544 MHz etc.) The register states can be changed after power-up by software.		



## **FINAL**

## **DATASHEET**

### Introduction

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against failure of the selected clock. The selection of the Master/Slave input can be forced by a Force Fast Switch pin. The Stand-by "Group" is selected if both the Master and Slave input clocks fail, or, if not available, the device enters a Digital Holdover mode.

Digital Phase Locked Loop (DPLL) and Direct Digital Synthesis (DDS) methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

The ACS8525 has three SEC/SYNC input groups from which it can select any group as input. It generates independent clocks on outputs 01 and 02, with a total of 53 possible output frequencies, and generates two Sync outputs on outputs FrSync and MFrSync: 8 kHz Frame Synchronization (FrSync) signal and 2 kHz Multi-Frame Synchronization (MFrSync) signal.

The device has three main operating modes (states); Free-run, Locked, or Digital Holdover. In Free-Run mode, the ACS8525 generates a stable, low-noise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within ±0.02 ppm. In Locked mode, the ACS8525 selects the most appropriate of the three input SECs and generates a stable, low-noise clock signal locked to the selected reference. In Digital Holdover mode, the ACS8525 generates a stable, low-noise clock signal, adjusted to match the frequency of the last selected SEC.

One key architectural advantage that the ACS8525 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or XO) so that the Free-run or Digital Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly.

The ACS8525 includes an SPI compatible serial interface port, providing access to the configuration and status registers for device setup, external control and monitoring. The device is primarily controlled according to values in this Register block.

Each register (8-bit wide data field) is identified and referred to by its two-digit hexadecimal address and name, e.g. Reg. 7D *cnfg\_interrupt*. The "Register Map" on page 38 summarizes the content of all of the registers, and each register is individually described in the subsequent Register Tables, organized in order of ascending Address (hexadecimal), in the "Register Descriptions" from page 42 onwards.

An Evaluation Board and intuitive GUI-based software package is available for this device to help designers learn how to use the ACS8525 and rapidly configure the device for particular applications. This has its own documentation: "ACS8525-EVB".

## **General Description**

The following description refers to the Block Diagram (Figure 1 on page 1).

## **Inputs**

The ACS8525 SETS device has input ports for input clock groups from three sources, typically Master, Slave and Stand-by, where each clock group comprises one SEC and optionally one Sync signal. This is so that when any SEC input changeover is made, the corresponding Sync signal changeover is also made.

TTL/CMOS and PECL/LVDS ports are provided for the Master and Slave SEC inputs to the device. The Stand-by SEC input and three Frame Sync/Multi-frame Sync inputs to the device are via TTL Ports. All the TTL/CMOS parts are 3 V and 5 V compatible (with clamping if required by connecting the VDD5V pin). Refer to the "Electrical"



**FINAL** 

## **DATASHEET**

Specifications" on page 98 for more information on electrical compatibility.

Input frequencies supported range from 2 kHz to 155.52 MHz. Common E1, DS1, OC-3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

## **Preconfiguring Inputs**

Each input device has to be preconfigured with:

- Expected input frequency cnfg\_ref\_source\_frequency register (Reg. 22 to 25 and Reg. 28)
- Technology (TTL or PECL/LVDS) where applicable, via cnfg\_differential\_inputs (Reg. 36)
- Selection Priority (Reg. 19, 1A and 1C).

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown.

SDH and SONET networks use different default frequencies; the network type is selectable using the *cnfg\_input\_mode* Reg. 34 Bit 2, *ip\_sonsdhb*.

- For SONET, ip\_sonsdhb = 1
- For SDH, ip\_sonsdhb = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg\_ref\_source\_frequency* register (Reg. 22 - Reg. 28).

Table 4 Input Reference Source Selection and Priority Table

Port Name	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1 TTL	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2 TTL	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC1 DIFF	0101	PECL/LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SEC2 DIFF	0110	PECL/LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SYNC1	0111	TTL/CMOS	2/4/8 kHz auto-sensing	n/a
SYNC2	1000	TTL/CMOS	2/4/8 kHz auto-sensing	n/a
SEC3	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SYNC3	1010	TTL/CMOS	2/4/8 kHz auto-sensing	n/a

Notes: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip\_sonsdhb).

- (ii) PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz (and 311.04 MHz for Output 01 only).
- (iii) SEC1 TTL and SEC2 TTL ports are on pins SEC1 and SEC2. SEC1 DIFF (Differential) port uses pins SEC1POS and SEC1NEG, similarly SEC2DIFF uses pins SEC2POS and SEC2NEG.



## **FINAL**

## **DATASHEET**

### **PECL/LVDS Input Port Selection**

The choice of PECL or LVDS compatibility is programmed via the *cnfg\_differential\_inputs* register. Unused PECL differential inputs should be fixed with one input *High* (VDD) and the other input *Low* (GND), or set in LVDS mode and left floating, in which case one input is internally pulled *High* and the other *Low*.

### **Input Locking Frequency Modes**

Each input port has to be configured to receive the expected input frequency. To achieve this, three Input Locking Frequency modes are provided: Direct Lock, Lock8K and DivN.

#### **Direct Lock Mode**

In Direct Lock mode, DPLL1 can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes (and for the special case of 155 MHz), an internal divider is used prior to DPLL1 to divide the input frequency before it is used for phase comparisons.

#### Direct Lock Mode 155 MHz.

The max frequency allowed for phase comparison is 77.76 MHz, so for the special case of a 155 MHz input set to Direct Lock mode, there is a divide-by-two function automatically selected to bring the frequency down to within the limits of operation.

### Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the Lock8k bit (Bit 6) in the appropriate cnfg\_ref\_source\_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting 8K Edge Polarity (Bit 2 of Reg. 03, test\_register1).

#### **DivN Mode**

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg\_ref\_source\_frequency* register), but must be set so that the frequency after division is 8 kHz.

The DivN function is defined as:

DivN = "Divide by N + 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N + 1) where N is an integer from 1 to 15624 inclusive.

Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 15625. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz and 125 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

#### **DivN Examples**

- (a) To lock to 2.000 MHz:
  - (i) Set the cnfg\_ref\_source\_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
  - (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.
- (b) To lock to 10.000 MHz:
  - (i) The cnfg\_ref\_source\_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
  - (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

## **Input SEC Activity Monitors**

An input reference activity monitor is assigned to each of the three SEC inputs. The monitors operate continuously such that at all times the activity status of each SEC input is known.

SEC activity monitoring is used to declare whether or not an input is valid. Any SEC that suffers a loss-of-activity will be declared as invalid and unavailable for selection.

SEC activity monitoring is a continuous process which is used to identify clock problems. There is a difference in



## **FINAL**

### **DATASHEET**

dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected SECs affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

### **Leaky Bucket Accumulator**

Anomalies detected by the Activity Monitor are integrated in a Leaky Bucket Accumulator. There is one Leaky Bucket Accumulator per SEC input. Each Leaky Bucket can be programmed with a Bucket ID (0 to 3) which assigns to the Leaky Bucket the corresponding Leaky Bucket Configuration (from four available Configurations). Each Leaky Bucket Configuration comprises the following programmable parameters (See Reg. 50 to Reg. 5F):

- Bucket size
- Alarm trigger (set threshold)
- Alarm clear (reset threshold)
- Leak rate (decay rate)

There are occasional anomalies that do not cause the Accumulator to cross the alarm setting threshold, so the selected SEC is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected SEC being rejected.


Each Leaky Bucket Accumulator is a digital circuit which mimics the operation of an analog integrator. If several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur over a greater time period but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. Similarly, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set).

Figure 3 illustrates the behavior of the Leaky Bucket Accumulator.

Each SEC input is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Figure 3 Inactivity and Irregularity Monitoring





**FINAL** 

**DATASHEET** 

Disqualification of a non-selected SEC is based on inactivity noted by the Activity Monitors. The currently selected SEC can be disqualified for being out-of phase, inactive, or if the source is outside the DPLL lock range.

If the currently selected SEC is disqualified, the next highest priority qualified SEC is selected.

#### **Interrupts for Activity Monitors**

The loss of the currently selected SEC will eventually cause the input to be considered invalid, triggering an interrupt. The time taken to raise this interrupt is dependant on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected SEC is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the SEC. Some applications require the facility to switch downstream devices based on the status of the SECs. In order to provide extra flexibility, it is possible to flag the main\_ref\_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

#### **Leaky Bucket Timing**

The time taken (in seconds) to raise an inactivity alarm on an SEC that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg\_upper\_threshold\_n* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive SEC is calculated, for a particular Leaky Bucket, as:

$$[2^{(a)} x (b - c)]/8$$

where:

a = cnfg\_decay\_rate\_n
b = cnfg\_Bucket\_size\_n
c = cnfg\_lower\_threshold\_n
(where n = the number of the relevant Leaky
Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8-4)]/8 = 1.0 \text{ secs}$$

## **Fast Activity Monitor**

Anomalies on the selected clock have to be detected as they occur and the PLL must be temporarily isolated until the clock is once again pure. The SEC activity monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required, the PLL requires an alternative mechanism. The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Digital Holdover mode. This flag can also be read as the DPLL1 main\_ref\_failed bit (from Reg. 06 sts\_interrupts, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Digital Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity monitor rejection alarm has been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

## Selector

This block has two main functions:

- Selection of the Input reference clock source via Reg. 33 force\_select\_reference\_source
- Forcing of the Operating mode of the device, via Reg. 32 cnfg\_operating\_mode

#### **Selection of Input SECs**

Under normal operation, the input SECs are selected automatically by an order of priority given in the Priority Table. For special circumstances however, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects an SEC based on its predefined priority and its current validity. A table is maintained which lists all valid SECs in the order of priority. This is initially downloaded into the ACS8525 via the Serial interface by the Network Manager, and is subsequently modified by the results of the ongoing quality monitoring. In this way, when all the defined



## **FINAL**

## **DATASHEET**

sources are active and valid, the source with the highest programmed priority is selected, but if this source fails, the next-highest source is selected, and so on.

Restoration of repaired SECs is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8525 has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the SEC which is currently selected, a switchover will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority, then the selected source will be maintained. The re-validation of the SEC will be flagged in the sts\_sources\_valid register (Reg. 0E and 0F) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of SEC as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

#### **Forced Control Selection**

A configuration register, force\_select\_reference\_source Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the 4 LSB bit value force\_select\_SEC\_input is set to all zeros or all ones (default). To force a particular input, the bit value is set according to the description for Reg. 33. Forced selection is not the normal mode of operation, and force\_select\_SEC\_input defaults to the all-ones value on reset, thereby adopting the automatic selection of the SEC.

#### **Automatic Control Selection - Priority Table**

When an automatic selection is required, the force\_select\_reference\_source register LSB 4 bits (force\_select\_SEC\_input) must be set to all zeros or all ones.

The Priority Table register cnfg\_ref\_selection\_priority, occupying three 8-bit register addresses (Reg. 19, 1A and 1C), is organized as one 4-bit word per input SEC port. Each 4 bit word represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the input priority configuration is set to the default values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each SEC should be given a unique number; the valid values are 1 to 15 (dec). A value of 0 disables the SEC. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

The priority of Sync inputs is determined by the priority of their associated SEC inputs. The Sync inputs do not have their own separate priority table.

#### **Ultra Fast Switching**

An SEC is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra\_fast\_switch*) is set, then a loss of activity of just two or three reference clock cycles causes a reference switch, and sets the *DPLL1\_main\_ref\_failed* bit (see Reg. 06 Bit 6) which raises an interrupt (if not masked).

The sts\_interrupts register Reg. 06 Bit 6 (DPLL1\_main\_ref\_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the cnfg\_monitors register (los\_flag\_on\_TDO) is set, then the state of this bit is driven onto the TDO pin of the device.

Note...The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts\_interrupts bit DPLL1\_main\_ref\_failed to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8525 is connected to the TDI pin of the next



### **FINAL**

## **DATASHEET**

device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

## **External Protection Switching Mode-SRCSW pin**


External Protection Switching mode, for fast switching between inputs SEC1 or SEC2, can be triggered directly from the dedicated pin SRCSW, once the mode has been initialized.

The mode is initialized by either holding SRCSW pin *High* during reset (SRCSW must remain *High* for at least a further 251 ms after PORB has gone *High* - see following Note), or by writing to Reg. 48 Bit 4. After External Protection Switching mode has been initialized, the value on this pin directly selects either SEC1 (SRCSW *High*) or SEC2 (SRCSW *Low*). If this mode is activated at reset by pulling the SRCSW pin *High*, then it configures the default frequency tolerance of SEC1 and SEC2 to ±80 ppm (Reg. 41 and Reg. 42), as opposed to the normal frequency tolerance of ±9.2 ppm. These registers can be subsequently set by external software, if required.

Note...The 251 ms comprises 250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable.

The control of TTL or DIFF selection for inputs SEC1 and SEC2 is independently determined by the priority values of the TTL inputs; if the programmed priority of SEC1 TTL is 0, then SEC1 DIFF is available for selection by SRCSW pin; similarly, if SEC2 TTL is 0 priority, SEC2 DIFF is available for selection by SRCSW pin (See Reg. 19 and 1A cnfg\_ref\_selection\_priority and Figure 4).

Figure 4 SEC1 and SEC2 Switching



When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "Locked" state in the operating mode register (Reg. 09, Bits 2:0).

# Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit set to less than  $\pm 30$  ppm ( $\pm 9.2$  ppm default), the device will always comply with GR-1244-CORE<sup>[13]</sup> specifications for Stratum 3 (max rate of phase change of 81 ns/1.326 ms), for all input frequencies.

A well designed system would have Master and Slave clock from the clock sync cards aligned to within a few nanoseconds. In which case a complete system using the Semtech SETS clock card parts (ACS8530, ACS8520 or ACS8510) and this Line Card part would be fully compliant to GR-1244-CORE<sup>[13]</sup> specifications under all conditions due to the low frequency range and bandwidth set at the clock card end. These parts and the ACS8525 LC/P also allow easy frame sync (8 kHz) alignment both at the clock card and at the Line Card end through the use of dedicated frame sync (8 kHz) inputs, in addition to the main clock inputs.

### Forcing of the Operating Mode of the Device

The Selector can force the following Operating modes, (cnfg\_operating\_mode, Reg. 32):

- Auto
- Free-run
- Holdover
- Locked
- Lost-phase
- Pre-locked
- Pre-locked2

See "Operating Modes (States) of the Device" on page 30.

## Phase Locked Loops (PLLs)

#### **PLL Overview**

Figure 1 shows the PLL circuitry to comprise two Digital PLLs (DPLL1 and DPLL2), two output multiplying and filtering Analog PLLs (APLL1 and APLL2), output frequency dividers in an Output Port Frequency Selection block, a synthesis block, multiplexers MUX1 and MUX2, and a feedback Analog PLL (APLL3). These functional blocks, and their interconnections are highly configurable,



## **FINAL**

## **DATASHEET**

via register control, which provides a range of output frequencies and levels of jitter performance.

The DPLLs give a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. They are not affected by operating conditions or silicon process variations. Digital Synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLLs is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering APLL that reduces the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8525 are programmable for PLL parameters of bandwidth (18, 35 and 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

Either the software or an internal state machine controls the operation of DPLL1. The state machine for DPLL2 is very simple and cannot be manually/externally controlled. One additional feature of DPLL2 is the ability to measure a phase difference between two inputs.

DPLL1 always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins or the locking frequency (frequency at the input of the Phase and Frequency Detector- PFD).

DPLL2 can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. If DPLL2 is enabled, it locks to the 8 kHz from DPLL1. This is because all of the frequencies of operation of DPLL2 can be

divided to 8 kHz and this will ensure synchronization of frequencies, from 8kHz upwards, within the two DPLLs.

Both of the DPLLs' outputs can be connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies, as listed in Table 7, "Output Frequency Selection," on page 22.

A function is provided to synchronize the lower output frequencies when DPLL1 is locked to a high frequency reference input. The dividers that generate the 2 kHz and 8 kHz outputs are reset such that the output 2/8 kHz clocks are lined up with the input 2 kHz.

The ACS8525 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

The PLL configurations for particular output frequencies is described in "Output Frequency Selection and PLL Configuration" on page 22.

#### **PLL Architecture**

Figure 5 shows the PLL arrangement in more detail. Each DPLL comprises a generic Phase and Frequency Detector (PFD), a Digital Loop filter, and a Digital Timed Oscillator (DTO- not shown); together with Forward, Feedback, and Low Frequency (LF) (DPLL1 only) Digital Frequency Synthesis (DFS) blocks. The DPLL architecture for DPLL1.

is actually more complex than that of DPLL2, and provides greater functionality.

The selected SEC input is always supplied to DPLL1. DPLL1 may use either digital feedback or analog feedback (via APLL3).

DPLL2 always takes its feed from DPLL1 and cannot be used to select a different input to that of DPLL1, except in the case where the device is being used to measure phase difference between input sources. In this case, the PFD of DPLL2 is used for phase measurement and the DPLL2 normal output is rendered unusable.


#### **DPLL1** and APLLs

DPLL1 always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL PFD).

**FINAL** 

**DATASHEET** 

Figure 5 PLL Block Diagram



The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Any Digital Frequency Synthesis (DFS) generated clock will inherently have jitter on it equivalent to one period of the generating clock (pk-pk). The DPLL1 77M Forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of pk-pk jitter. There is an option to use a feedback APLL (APLL3) to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the DPLL1 feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance.

The DPLL1 77M Forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the DPLL1 77M Forward DFS and the DPLL1 77M Output DFS blocks are locked in frequency but may be offset in phase.

The DPLL1 77M Output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to DPLL1 LF Output DFS block and to APLL1. The low frequency DPLL1 LF Output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs 01 and 02, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the DPLL1 LF Output DFS block is either 77.76 MHz from APLL1 (post jitter filtering) or 77.76 MHz direct from the DPLL1 77M Output DFS.

Utilizing the clock from APLL1 will result in lower jitter outputs from the DPLL1 LF Output DFS block. However, when the input to the APLL1 is taken from the DPLL1 LF Output DFS block, the input to that block comes directly from the DPLL1 77M Output DFS block so that a "loop" is not created.

APLL1 is for multiplying and filtering. The input to APLL1 can be either 77.76 MHz from the DPLL1 77M Output DFS block or an alternative frequency from the DPLL1 LF



**FINAL** 

**DATASHEET** 

Output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from APLL1 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL1 is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 and O2 Outputs.

#### **DPLL2 & APLLs**

DPLL2 is simpler than DPLL1. DPLL2 offers no PBO or phase offset. The DPLL2 input can only be used to lock to DPLL1. Unlike DPLL1, the DPLL2 Forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in Table 10, "APLL2 Frequencies," on page 27. Similar to DPLL1, the output of the DPLL2 Forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The DPLL2 feedback DFS also has the facility to be able to use the post APLL2 (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

APLL2 block is also for multiplying and filtering. The input to APLL2 can come either from the DPLL2 Forward DFS block or from DPLL1. The input to APLL2 can be programmed to be one of the following:

- (a) Output from the DPLL2 Forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from DPLL1,
- (c) 16E1 from DPLL1,
- (d) 24DS1 from DPLL1,
- (e) 16DS1 from DPLL1.

The frequency generated from the APLL2 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL2 is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the 01 and 02 Outputs.

### "Digital" Frequencies

The DPLL1 LF Output DFS block shown in the diagram, clocked either by the DPLL1 77M Output DFS block or via the APLL1, generates the single frequencies Digital1 and Digital2 (see Table 11 and Table 12). The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, because they do not pass through an APLL for jitter filtering. The minimum level of jitter is when DPLL1 is in analog feedback mode,

when the pk-pk jitter will be approximately 13 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 18 ns.

The E1/DS1 Synthesis block generates the E1/DS1 rates for the APLLs, using the output from DPLL1. It can generate 12E1, 16E1, 16DS1 or 24DS1, for selection by the multiplexers.

#### FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

Whilst the FrSync and MFrSync Outputs are always supplied from DPLL1, the 2 kHz and 8 kHz options available from the O1 and O2 Outputs can be supplied from either DPLL1 or DPLL2 (Reg. 7A Bit 7).

#### **Multiplexers**

Multiplexers MUX1 and MUX2 are used to select the appropriate inputs to the Analog PLLs. The function they represent is controlled by Reg. 65 cnfg\_DPLL1\_frequency.

#### **APLL2 Input Selection using MUX 2**

- DPLL2 selected for input to APLL2 (Reg. 65 Bit 6 = 0)
   The input frequency is selected from the operating frequency of DPLL2 (Reg. 64 Bits [2:0])
- DPLL1 + LF Output DFS selected for Input to APLL2
  - 12E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 00)
  - 16E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 01)
  - 24DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 10)
  - 16DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 11)

#### APLL1 Input Selection using MUX 1

- DPLL1 (77.76 MHz) output fed to input of APLL1.
   Analog feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 000)
- DPLL1 (77.76 MHz) output fed to input of APLL1.
   Digital feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 001)
- DPLL1 + LF Output DFS selected for input to APLL1
  - 12E1 (Reg. 65 Bits [2:0] set to 010)
  - 16E1 (Reg. 65 Bits [2:0] set to 011)
  - 24DS1 (Reg. 65 Bits [2:0] set to 100)
  - 16DS1 (Reg. 65 Bits [2:0] set to 101)

Notes: (i) DPLL2 output cannot be selected for input to APLL1

(ii) If both multiplexers select LF Output DFS, the same frequency value must be selected in Reg. 65 Bits [2:0] and Reg. 65 Bits [5:4].



## **FINAL**

### DATASHEET

#### **APLLs**

There are three main APLLs. APLL1 and APLL2 provide a lower final output jitter reducing the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps rms as typical final outputs measured broadband (from 10 Hz to 1 GHz). The feedback APLL (APLL3) is selected by default; it provides improved performance over the digital feedback.

#### **APLL Output Dividers**

Each APLL has its own divider. Each divider simultaneously outputs a series of fixed ratios of its APLL input. Any of these divided outputs may be selected as the output on Output Ports O1 or O2 by configuring Reg. 61 and Reg. 62, with the following exceptions: (APLL1)/2 and (APLL1)/1 only available for Output O1 (differential port), and (APLL1)/48 only available for Output O2.

#### **PFD and Loop Filters**

The PFD compares the input reference with that of the locking frequency (feedback) giving a phase error which is then filtered by a 100 Hz low pass filter, to give the average phase error for input into a loop filter. The PFD is quite complex and has several programmable options to determine what phase error value is fed to the loop (see "Phase and Frequency Detectors" on page 18) depending on the type of jitter/wander expected.

The loop filter bandwidth and damping is programmable to optimize the locking time/ability to track the input. See "Damping Factor Programmability" on page 18 and Figure 6 on page 18.

## **PLL Operational Controls**

The main factors controlling the operation of the PLL are:

- 1. The operating mode of the device. See "Operating Modes (States) of the Device" on page 30.
- 2. Input reference and feedback frequency selection. See "PLL Architecture" on page 14 and "Input Locking Frequency Modes" on page 9.
- 3. Loop Bandwidth (Input Acquisition/Locked Bandwidth) and Damping factor of the DPLLs these determine how fast the device can to lock to the selected input, or how tightly it can track the input. See from "Input Acquisition Bandwidth" to "Damping Factor Programmability" next.

- 4. PFD settings these affect the input phase error to the Loop filter and relate to jitter and wander tolerance. See "Phase/Frequency/Lock Detection" on page 18.
- 5. Phase compensation functions See "Phase Compensation Functions" on page 19.

#### **Input Acquisition Bandwidth**

DPLL1 has programmable acquisition bandwidth of 18, 35 or 70 Hz. The default is set to 70 Hz.

#### **Input Locked Bandwidth**

The ACS8525 has programmable Locked Bandwidth of 18, 35 or 70 Hz. These bandwidth settings correspond to the -3 dB jitter attenuation point on the ACS8525's jitter transfer characteristic shown in Figure 6. If the ACS8525 is used with only DPLL1, the highest bandwidth setting is recommended to ensure the closest tracking of the input SEC. If DPLL2 is also to be used, DPLL1 should be set to a lower bandwidth setting than DPLL2. The lowest bandwidth setting will provide the highest jitter attenuation although this is not the main function of the ACS8525 device.


Table 5 Available Damping Factors for different DPLL Bandwidths, and Associated Gain Peak Values

Bandwidth/Hz	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/dB
18	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

### **FINAL**

**DATASHEET** 

Figure 6 DPLL1 Jitter Transfer Characteristic, (Freq = 1.544 MHz, Jitter = 0.2 UI pk-pk, Damping Factor = 5)



#### **Damping Factor Programmability**

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE <sup>[13]</sup>, G.812<sup>[7]</sup> and G.813<sup>[8]</sup>) specify a wander transfer gain of less than 0.2 dB. GR-253<sup>[11]</sup> specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8525 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

#### Phase/Frequency/Lock Detection

Two main types of detector are used in the ACS8525:

- Phase and frequency detectors, and
- Phase Loss/Lock detectors.

#### **Phase and Frequency Detectors**

There are two multi-phase and frequency detectors, one for each DPLL. The multi-phase and frequency detectors are used to compare input and feedback clocks. They operate at input frequencies up to 77.76 MHz. DPLL1 can lock to input spot frequencies from 2 kHz up to 77.76 MHz (155.52 MHz is internally divided down to 77.76 MHz). A common arrangement however is to use Lock8k mode (See Bit 6 of Reg. 22 to Reg. 28), where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates. This direct locking capability is one of the unique features of the ACS8525.

A multi-phase detector (patent pending) approach is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. A multi-phase detector comprises the following phase detectors:



## **FINAL**

## DATASHEET

- Phase and frequency detector (±360° or ±180° range)
- An Early/Late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ( $\pm 180^{\circ}$  capture) or the normal  $\pm 360^{\circ}$  phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled, and the other phase detectors have detected that phase lock has been achieved. It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 (set to 1). In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via Reg. 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector (wide-range) is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ±1 UI up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multi-phase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull-in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360° in the loop and will give slower pull-in but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

#### Phase Lock/Loss Detectors

Phase lock detection is handled in several ways. Phase loss can be triggered from:

- The fine phase lock detector, which measures the phase between input and feedback clock
- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- · Detection of no activity on the input

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73 and 74). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or normal bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74 Bits [3:0]; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

#### **Phase Compensation Functions**

The ACS8525 has the following phase compensation functions and controls:

- Phase Build-out (PBO)
- PBO Phase Offset
- Input-to-Output Phase Adjustment

#### **Phase Build-out**

Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption or complete loss of reference), the next highest priority SEC will be selected, and a PBO event triggered. When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate.

Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be typically less than  $\pm 2.5$  ns (in digital feedback mode).



## **FINAL**

## **DATASHEET**

On the ACS8525, PBO can be enabled, disabled or frozen using the Serial interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0° phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

#### **PBO Phase Offset**

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the *cnfg\_PBO\_phase\_offset* register, Reg. 72. The range of the programmable PBO phase offset is restricted to ±1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

#### **Input to Output Phase Adjustment**

When PBO is off (including Auto-PBO on phase transients), such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8525 for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg\_phase\_offset at Reg. 70 and 71 controls the output phase, which is only used when Phase Build-out is off (Reg. 48, Bit 2 = 0, and Reg. 76, Bit 4 = 0).

#### **DPLL Feature Summary**

DPLL1 is the more feature rich of the two DPLLs. The features of the two DPLLs are summarized here. Refer to the Register Descriptions for more information.

#### **DPLL1 Main Features**

- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Multiple phase loss and multiple phase detectors (see "DPLL1 Advanced Features" on page 20")
- Direct PLL locking to common SONET/SDH input frequencies or any multiple of 8 kHz
- Automatic mode switching between Free-run, Locked and Digital Holdover states (see "Operating Modes (States) of the Device" on page 30)
- Fast detection on input failure and entry into Digital Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks
- Non-revertive mode
- Frame Sync pulse alignment
- Selectable Automatic DPLL bandwidth control (auto selects either Locked bandwidth, or Acquisition bandwidth), or Locked DPLL bandwidth (Reg. 3B Bit 7)
- Two programmable bandwidth controls:
  - Locked bandwidth: 18, 35 or 70 Hz (Reg. 67)
  - Acquisition bandwidth: 18, 35 or 70 Hz (Reg. 69)
- Programmable damping factor (for optional faster locking and peaking control). Factors = 1.2, 2.5, 5, 10 or 20. (Reg. 6B, Bits [2:0])
- Programmable DPLL pull-in frequency range (Reg. 41, Reg. 42)
- Phase Build-out on source switching (hit-less source switching), on/off (Reg. 48 Bit 3)
- Freeze Phase Build-out, on/off (Reg. 48 Bit 2)

#### **DPLL1 Advanced Features**

#### **Phase Loss Indicators**

- Phase loss fine limit. on/off (Reg. 73 Bit 7) and programmable range 0 to 7 dec (Reg. 73 Bits [2:0])
- Multi-cycle phase loss course limit, on/off (Reg. 74 Bit 7) and selectable range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits [3:0])



### **FINAL**

## **DATASHEET**

#### **Output Phase Adjustment**

- Programmable Input to Output phase offset adjustment, ±200 ns, 6 ps resolution step size (Reg. 70 and 71)
- Programmable mean offset on Phase Build-out event (PBO phase offset on source switching) - disturbance down to ±5 ns. (Reg. 72 Bits [5:0]). Requires PBO to be on (Reg. 48 Bit 3)

#### **Phase Detector Controls**

- Multi-cycle phase detection Course phase lock & capture range on/off (Reg. 74 Bit 6) and selectable range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits [3:0]). If selected, this feature increases jitter and wander tolerance to a maximum of 8192 UI (normally limited to ±0.5 UI)
- Use of coarse phase detector result in DPLL algorithm, on/off (Reg. 74 Bit 6) speeds up phase locking
- Limit DPLL1 Integral when at DPLL frequency limit, on/off (Reg. 3B Bit 3) - reduces overshoot
- Anti-noise filter for low frequency inputs, on/off (Reg. 76 Bit 7)

#### **Advanced Phase Detector Controls**

The phase detector actually comprises two different phase detector types, PD1 and PD2. Their interworking and selection algorithms are beyond the scope of this datasheet, however it should be noted the gain of only PD2 is adjustable by configuration, in the following feature:

- DPLL1 PD2 gain control enable, on/off (Reg. 6D Bit 7)
  - If on, this allows automatic gain selection according to the type of feedback to the DPLL (For the digital feedback setting, the gain used for PD2 is given by Reg. 6D Bits [2:0]). If off, PD2 is not used.
- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
  - Digital feedback (Reg. 6D Bits [2:0])
  - Analog feedback (all frequencies above 8 kHz) (Reg. 6D Bits [6:4])
  - Analog 8k (or less) feedback (Reg. 6B Bits [2:0])

#### **Phase Monitors**

- Input phase measured at DPLL1 or DPLL2. DPLL select (Reg. 4B Bit 4), 16-bit phase status (Reg. 77/Reg. 78)
- Phase measured between two inputs (uses DPLL2's PFD (Reg. 65 Bit 7))

#### **DPLL2 Main Features**

The main features of DPLL2 are:

- Always locked to DPLL1
- A single programmable bandwidth control: 18, 35 or 70 Hz
- Damping factor, (For optional faster locking and peaking control) Factors = 1.2, 2.5, 5, 10 or 20.
- Digital feedback, on/off (Reg. 35 Bit 6)
- Output frequency selection (Reg. 64)
  - DS3/E3 support (44.736 MHz / 34.368 MHz) independent of rates from DPLL1
  - Low jitter E1/DS1 options independent of rates from DPLL1
  - Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
  - Squelched (clock off)
- Can provide the source for the 2 kHz and 8 kHz outputs available at Outputs 01 and 02 (Reg. 7A Bit 7)
- Can use the phase detector in DPLL2 to measure the input phase difference between two inputs
- Selectable DPLL2 digital feedback, on/off (Reg. 64 Bit 6)

#### **DPLL2 Advanced Features**

The advanced features are the same as those for DPLL1, with DPLL2 using the configuration values for DPLL1, with the following exceptions:

#### **Advanced Phase Detector Controls**

- PD2 gain control enable, on/off (Reg. 6C, Bit 7)
  If on, this allows automatic gain selection according to
  the type of feedback to the DPLL (For the digital
  feedback setting, the gain used for PD2 is given by
  (Reg. 6C Bits [2:0]). If off, PD2 is not used.
- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
  - Digital feedback (Reg. 6C Bits [2:0])
  - Analog feedback (all frequencies above 8K) (Reg. 6C Bits [6:4])
  - Analog 8k (or less) feedback (Reg. 6A Bits [2:0])



## **FINAL**

## **DATASHEET**

## **Outputs**

The ACS8525 delivers four output signals on the following ports: Two clocks, one each on ports Output O1 and Output O2; and two Sync signals, on ports FrSync and MFrSync. Output O1 and Output O2 are independent of each other and are individually selectable. Output O1 is a differential port (pins O1POS and O1NEG), and can be selected PECL or LVDS. Output O2 (pin O2) and the Sync outputs are TTL/CMOS.

The two Sync outputs, FrSync (8 kHz) and MFrSync (2 kHz), are derived from DPLL1.

### PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output 01 is programmed via the *cnfg\_differential\_output* register, Reg. 3A.

## **Output Frequency Selection and PLL Configuration**

The output frequency at many of the outputs is controlled by a number of inter-dependent parameters (refer to "PLL Architecture" on page 14). The frequencies of the output clocks are selectable from a range of pre-defined spot frequencies/port technologies, as defined in Tables 6 and 7.

#### **Outputs 01 & 02 Frequency Configuration Steps**

The output frequency selection is performed in the following steps:

- 6. Refer to Table 8, Frequency Divider Look-up, to choose a set of output frequencies.
- 7. Refer to the Table 8 to determine the required APLL frequency to support the frequency set.
- 8. Refer to Table 9, APLL1 Frequencies, and Table 10, APLL2 Frequencies, to determine in what mode DPLL1 and DPLL2 need to be configured, considering the output jitter level.
- Refer to Table 11, O1 and O2 Output Frequency Selection, and the column headings in Table 8, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.

Table 6 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported		
Output O1	LVDS/PECL (LVDS default)	Frequency selection as per Table 7 and Table 11		
Output 02	TTL/CMOS	requertey selection as per rable if and rable II		
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.		
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.		

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default

Table 7 Output Frequency Selection

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ	
				rms (ps)	pk-pk (ns)
2 kHz	77.76 MHz Analog	-	-	60	0.6
2 kHz	Any digital feedback mode	-	-	1400	5
8 kHz	77.76 MHz Analog	-	-	60	0.6
8 kHz	Any digital feedback mode	-	-	1400	5



## FINAL

DATASHEET

Frequen	cy (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ)		
					rms (ps)	pk-pk (ns)	
1.536		-	12E1 mode	Select DPLL2	500	2.3	
1.536		-	-	Select DPLL1 12E1	250	1.5	
1.544		-	16DS1 mode	Select DPLL2	200	1.2	
1.544		-	-	Select DPLL1 16DS1	150	1.0	
1.544	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13	
1.544	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
2.048		-	12E1 mode	Select DPLL2	500	2.3	
2.048		-	-	Select DPLL1 12E1	250	1.5	
2.048		-	16E1 mode	Select DPLL2	400	2.0	
2.048		-	-	Select DPLL1 16E1	220	1.2	
2.048	(not Output O1)	12E1 mode	-	-	900	4.5	
2.048	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13	
2.048	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
2.059		-	16DS1 mode	Select DPLL2	200	1.2	
2.059		-	-	Select DPLL1 16DS1	150	1.0	
2.059	(not Output O1)	16DS1 mode	-	-	760	2.6	
2.316		-	24DS1 mode	Select DPLL2	110	0.75	
2.316		-	-	Select DPLL1 24DS1	110	0.75	
2.731		-	16E1 mode	Select DPLL2	400	1.5	
2.731		-	-	Select DPLL1 16E1	220	1.2	
2.731	(not Output O1)	16E1 mode	-	-	250	1.6	
2.796		-	DS3 mode	Select DPLL2	110	1.0	
3.088		-	24DS1 mode	Select DPLL2	110	0.75	
3.088		-	-	Select DPLL1 24DS1	110	0.75	
3.088	(not Output O1)	24DS1 mode	-	-	110	0.75	
3.088	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13	
3.088	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
3.728		-	DS3 mode	Select DPLL2	110	1.0	
4.096	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13	
4.096	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
4.296		-	E3 mode	Select DPLL2	120	1.0	



## FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)		DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ)		
					rms (ps)	pk-pk (ns)	
4.86		-	77.76 MHz mode	Select DPLL2	60	0.6	
5.728		-	E3 mode	Select DPLL2	120	1.0	
6.144		12E1 mode	-	-	900	4.5	
6.144		-	12E1 mode	Select DPLL2	500	2.3	
6.144		-	-	Select DPLL1 12E1	250	1.5	
6.176		16DS1 mode	-	-	760	2.6	
6.176		-	16DS1 mode	Select DPLL2	200	1.2	
6.176		-	-	Select DPLL1 16DS1	150	1.0	
6.176	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13	
6.176	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
6.48		-	77.76 MHz mode	Select DPLL2	60	0.6	
6.48	(not Output O1)	77.76 MHz analog	-	-	60	0.6	
6.48	(not Output O1)	77.76 MHz digital	-	-	60	0.6	
8.192		12E1 mode	-	-	900	4.5	
8.192		16E1 mode	-	-	250	1.6	
8.192		-	16E1 mode	Select DPLL2	400	2.0	
8.192		-	-	Select DPLL1 16E1	220	1.2	
8.192	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13	
8.192	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18	
8.235		16DS1 mode	-	-	760	2.6	
9.264		24DS1 mode	-	-	110	0.75	
9.264		-	24DS1 mode	Select DPLL2	110	0.75	
9.264		-	-	Select DPLL1 24DS1	110	0.75	
10.923		16E1 mode	-	-	250	1.6	
11.184		-	DS3 mode	Select DPLL2	110	1.0	
12.288		12E1 mode	-	-	900	4.5	
12.288		-	12E1 mode	Select DPLL2	500	2.3	
12.288		-	-	Select DPLL1 12E1	250	1.5	
12.352		24DS1 mode	-	-	110	0.75	
12.352		16DS1 mode	-	-	760	2.6	
12.352		-	16DS1 mode	Select DPLL2	200	1.2	



## FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	vel (Typ)
				rms (ps)	pk-pk (ns)
12.352	-	-	Select DPLL1 16DS1	150	1.0
12.352 via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select DPLL2	400	2.0
16.384	-	-	Select DPLL1 16E1	220	1.2
16.384 via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select DPLL2	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select DPLL2	110	0.75
18.528	-	-	Select DPLL1 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select DPLL2	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select DPLL2	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select DPLL2	500	2.3
24.576	-	-	Select DPLL1 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select DPLL2	200	1.2
24.704	-	-	Select DPLL1 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select DPLL2	400	2.0
32.768	-	-	Select DPLL1 16E1	220	1.2



## FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	evel (Typ)
				rms (ps)	pk-pk (ns)
34.368	-	E3 mode	Select DPLL2	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select DPLL2	110	0.75
37.056	-	-	Select DPLL1 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select DPLL2	60	0.6
44.736	-	DS3 mode	Select DPLL2	110	1.0
49.152 (Output O1 only)	12E1 mode	-	-	900	4.5
49.408 (Output O1 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (Output O1 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select DPLL2	120	1.0
74.112 (Output O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select DPLL2	60	0.6
98.304 (Output O1 only)	12E1 mode	-	-	900	4.5
98.816 (Output O1 only)	16DS1 mode	-	-	760	2.6
131.07 (Output O1 only)	16E1 mode	-	-	250	1.6
148.22 (Output 01 only)	24DS1 mode	-	-	110	0.75
155.52 (Output O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (Output O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (Output O1 only)	77.76 MHz analog	-	-	60	0.6
311.04 (Output O1 only)	77.76 MHz digital	-	-	60	0.6



## **FINAL**

## DATASHEET

## Table 8 Frequency Divider Look-up

Transmission Rate	APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
OC-N Rates	311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
E3	274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
DS3	178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
24DS1	148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
16E1	131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
16DS1	98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
12E1	98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz

Table 9 APLL1 Frequencies

APLL1 Frequency	Synthesis/MUX setting for APLL1 input	DPLL1 Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (pk-pk)
311.04	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Note...If using Synthesis for inputs to both APLL1 and APLL2, then they must both use the same synthesis settings.

Table 10 APLL2 Frequencies

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
311.04 MHz	DPLL2-Squelched	77.76	000	0 (DPLL2 enabled)	XX	<0.5
311.04 MHz	DPLL2-Normal	77.76	001	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL2-12E1	24.576	010	0 (DPLL2 enabled)	XX	<0.5
131.072 MHz	DPLL2-16E1	32.768	011	0 (DPLL2 enabled)	XX	<0.5
148.224 MHz	DPLL2-24DS1	37.056 (2*18.528)	100	0 (DPLL2 enabled)	XX	<0.5



FINAL

DATASHEET

Table 10 APLL2 Frequencies (cont...)

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
98.816 MHz	DPLL2-16DS1	24.704	101	0 (DPLL2 enabled)	XX	<0.5
274.944 MHz	DPLL2-E3	68.736 (2*34.368)	110	0 (DPLL2 enabled)	XX	<0.5
178.944 MHz	DPLL2-DS3	44.736	111	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL1-12E1	-	XXX	1 (DPLL1 enabled)	00	<2
131.072 MHz	DPLL1-16E1	-	XXX	1 (DPLL1 enabled)	01	<2
148.224 MHz	DPLL1-24DS1	-	XXX	1 (DPLL1 enabled)	10	<2
98.816 MHz	DPLL1-16DS1	-	XXX	1 (DPLL1 enabled)	11	<2

Table 11 01 and 02 Output Frequency Selection

	Output Frequency for given "Value in Register" for	each Output Port's Cnf_output_frequency Register
Value in Register	Output O2 Reg. 61 Bits [3:0]	Output O1 Reg. 62 Bits [7:4]
0000	Off	Off
0001	2 kHz	2 kHz
0010	8 kHz	8 kHz
0011	Digital2	APLL1/2
0100	Digital1	Digital1
0101	APLL1/48	APLL1/1
0110	APLL1/16	APLL1/16
0111	APLL1/12	APLL1/12
1000	APLL1/8	APLL1/8
1001	APLL1/6	APLL1/6
1010	APLL1/4	APLL1/4
1011	APLL2/64	APLL2/64
1100	APLL2/48	APLL2/48
1101	APLL2/16	APLL2/16
1110	APLL2/8	APLL2/8
1111	APLL2/4	APLL2/4



### **FINAL**

### **DATASHEET**

#### "Digital" Frequencies

Table 11, "01 and 02 Output Frequency Selection," lists Digital1 and Digital2 as available for selection. Digital1 is a single frequency selected from the range shown in Table 12. Digital2 is another single frequency selected from the same range.

# Using Output O2 to Control Pulse Width of 2/8 kHz on FrSync, MFrSync and O1 Outputs

It can be seen from Table 11 (01 and 02 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from DPLL1, the 2 kHz and

8 kHz options available from the O1 and O2 outputs are all supplied via DPLL1 or DPLL2 (Reg. 7A Bit 7).


The outputs can be either clocks (50:50 mark-space) or pulses, and can be inverted. When pulse configuration is used, the pulse width will be one cycle of the rate selected on Output O2 (Output O2 must be configured to generate at least 1,544 kHz to ensure that pulses are generated correctly). Figure 7 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A Bits [1:0] for the 2 kHz O1 and MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 Bits [7:6].


Table 12 Digital Frequency Selections


Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Figure 7 Control of 8k Options.







d) Pulse inverted, Reg.7A[3:2] = 11

F8525\_016outputoptions8k\_01



## **FINAL**

## **DATASHEET**

## **Operating Modes (States) of the Device**

The ACS8525 has three primary modes of operation, or operating states: Free-Run, Locked and Digital Holdover. These are supported by three secondary, temporary modes (Pre-Locked, Lost-Phase and Pre-Locked2). Refer to the State Transition Diagram, Figure 8.

The ACS8525 can operate in Forced or Automatic control. On reset, the ACS8525 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

#### Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode. the timing and synchronization signals generated from the ACS8525 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input SEC. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register cnfg\_nominal\_frequency (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to 0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8525 selects an SEC.

### **Pre-locked Mode**

The ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE<sup>[13]</sup> specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-Run mode and another SEC is selected.

#### **Locked Mode**

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors (See"Phase Lock/Loss Detectors" on page 19) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8525 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

### **Lost-phase Mode**

Lost-phase mode is used whenever the phase loss/lock detectors (See "Phase Lock/Loss Detectors" on page 19) indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to Pre-locked2;
  - If a known good stand-by source is available.
- 2. Go to Holdover;
  - If no stand-by sources are available.

#### **Digital Holdover Mode**

Digital Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available.


In Digital Holdover mode, the ACS8525 provides the timing signals to maintain the Line Card but is not phase locked to an input SEC.

Digital Holdover operates Instantaneously, which means the DPLL freezes at the frequency it was operating at the time of entering Digital Holdover mode. This determines the output frequency accuracy.

**FINAL** 

**DATASHEET** 

Figure 8 Automatic Mode Control State Diagram





### **FINAL**

## **DATASHEET**

#### Pre-locked2 Mode

This state is very similar to the Pre-locked state. It is entered from the Digital Holdover state when an input SEC has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority SEC is restored.

Upon applying a SEC to the phase locked loop, the ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE<sup>[13]</sup> specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Digital Holdover mode and another SEC is selected.

## **Local Oscillator Clock**

The Master system clock on the ACS8525 should be provided by an external clock oscillator of frequency 12.800 MHz. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode. In Free-Run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator. Please contact Semtech for information on crystal oscillator suppliers.

#### **Crystal Frequency Calibration**

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value.  $\pm$  50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the <code>cnfg\_nominal\_frequency</code> register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note... The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 (dec), giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

## **Status Reporting and Phase Measurement**

### **Input Status Interrupts**

Status interrupts are provided for the following events:

- Changed status on SEC input (one interrupt per input) (Reg. 05)
- Change of Operating mode (Reg. 06)
- DPLL1 Main reference Failure (Reg. 06)
- Frame Sync alarm limit reached (Reg. 08)

These interrupts are flagged on pin INTREQ.

## **Input Status Information**

Status information can be read from the following Status Registers:

sts\_operating\_mode (Reg. 09)

sts\_priority\_table (Reg. OA and OB)

sts\_current\_DPLL\_frequency (Reg. OC, OD, and O7)

sts\_sources\_valid (Reg. 0E and 0F)

sts\_reference\_sources (Reg. 11, 12 and 14)

Refer to "Register Map" on page 38 and associated Register Descriptions for more details.

## **DPLL Frequency Reporting**

The registers sts\_current\_DPLL\_frequency (Reg. OC, Reg. OD and Reg. O7) report the frequency of DPLL1 or DPLL2 with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of DPLL2 or DPLL1 reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register sts\_current\_phase, Reg. 77 and 78. DPLL1 or DPLL2 phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to 0.707° phase difference. For DPLL1 this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally



## **FINAL**

## **DATASHEET**

averaged or filtered with a -3 dB attenuation point at approximately 100 Hz.

# Measuring Phase Between Master and Slave/Stand-by SEC Sources

The phase can be measured between the selected SEC input to DPLL1 and either of the other two SEC inputs by a using the Phase and Frequency detector of DPLL2. This special configuration requires manual selection of DPLL2's selected source (by altering the Priorities).

The DPLL2 PFD compares two inputs (usually the feedback and reference input) with each other and performs some filtering. This filtering has a bandwidth of approx. 100 Hz. This will result in a digital number representing the filtered phase difference between these two signals being available (normally used for the digital synthesis).

Under normal circumstances the frequency of the inputs to the PFD are determined by the input frequency selection and the pre-divider settings such as lock8k and DivN. The appropriate feedback frequency is automatically selected from the supported spot frequencies to match the input reference frequency (post division if necessary).

The phase difference is reported in units of 0.707 degrees of the actual locking frequency. When direct locking to high frequency input, the actual time is then scaled down and will give resolution down to e.g. 110 ps at 19.44 MHz in direct locking mode compared with 245 ns with Lock8K mode enabled with the same 19.44 MHz input. The two inputs to the PFD have to be very close in frequency to give an accurate phase measurement.

Reg. 65, Bit 7 is used to switch one input to the DPLL2 phase detector over to the current DPLL1 input. The other phase detector input becomes connected to a second input source. The second input source can be changed via the DPLL2 priority (Reg. 19 to 1C), when Reg. 4B, Bit 4 = 1).

The phase difference measurement is held in the 16-bit register, sts\_current\_phase Reg. 77 and 78. The register is updated on a 204.8 MHz cycle.

When measuring the relative phase error between the selected inputs, the user must ensure that the settings and frequency are the same for the two inputs to be measured. Enabling this phase measurement feature replaces the DPLL2 feedback signal to the DPLL2 PFD

with the DPLL1 PFD input reference signal. Reading the current phase register from DPLL2 will yield the filtered phase difference between the two inputs. If there is jitter or wander present on either or both inputs, then this will have an effect on the measured phase. The extent of this effect will depend on the frequency of the jitter/wander compared to the 100 Hz bandwidth of the phase filter.

With the input selections in the examples below, a meaningful result for phase measurement will be obtained from Example 1 only.

Example 1

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, direct locking

Example 2

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, Lock8K

The phase reported in degrees of the locking frequency.

Direct locking to the highest frequency gives the most meaningful result, as the actual time is scaled down and will give a resolution in picoseconds, for example: 101 ps @19.44 MHz, Direct locking on SEC1 and SEC2. With Lock8K enabled instead of direct locking, a result can be measured but the phase error will have a much lower resolution of 245 nanoseconds.

## **Sync Reference Sources**


The ACS8525 provides the facility to have a Sync reference source associated with each SEC. The Sync inputs (SYNC1, SYNC2 and SYNC3) are used for Frame Sync output alignment and can be 2, 4 or 8 kHz (automatically detected frequency). In the ACS8525 device, the Sync is treated as an additional part of the SEC clock. The failure of a Sync input will never cause a source disqualification. The Sync input is used to internally align the generation of the output 2 kHz and 8 kHz Sync pulses.

On the ACS8525, the presence of a Sync input associated with any particular SEC input is optional. If a Sync input is not present, or it fails, the 2 kHz and 8 kHz outputs will simply continue to be generated with the same relationship to the SEC output. This also applies to a source switch from a reference with a Sync input to a reference without a Sync input. The Sync outputs are always divided from the SEC outputs and will never free-run.

**FINAL** 

**DATASHEET** 

Figure 9 External Sync Input Phase Control (Reg.7B Bits [1:0])



F8525\_030ExtSyncPhasCntl\_01

As with all frequencies generated at the outputs of the ACS8525, the Sync outputs are falling edge aligned. However, the Sync outputs can be inverted. They can also be selected to have a number of different pulse widths. In addition to these controls on the outputs, the input Sync phases with respect to their associated SEC can be configured (separately for each Sync). Nominally, the Sync input is expected to be falling edge aligned with the SEC. Therefore it is sampled on the rising edge of the SEC. This gives a tolerance to offset between the SEC and the Sync input of ±0.5 UI of the SEC clock. If the Sync is delayed or advanced with respect to the SEC the expected position of the edge can be moved by 0.5 UI early or late. The tolerance is always ±0.5 UI of the SEC from the expected position. Figure 9 summarizes these points and Sync\_phase\_SYNC1 (Reg. 7B, Bits [1:0]) provides the controlling configuration.

# Aligning Phase of MFrSync and FrSync Outputs to Phase of Sync Inputs

The selected Sync input (which is selected by SEC selection) is monitored by the ACS8525 for consistent phase and correct frequency compared with the SEC input, and if it does not pass these quality checks, an alarm flag is raised (Reg. 08, Bit 7 and Reg. 09, Bit 7). The check for consistent phase involves checking that each input edge is within an expected timing window. The

window size is set by Reg. 7C, Bits [6:4]. An internal detector senses that a correct Sync signal is present and only then allows the signal to resynchronize the internal dividers that generate the 8 kHz FrSync and 2 kHz MFrSync outputs. This sequence avoids spurious resynchronizations that may otherwise occur with connections and disconnections of the Sync input.

The Sync input will normally be a 2 kHz frequency, only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. However the 2 kHz Sync output alignment can only be achieved when aligning to a 2 kHz SEC.

Safe sampling of the selected Sync input is achieved by using the "locked-to" SEC, with which it is paired, to do the input sampling. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The Sync input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. As mentioned earlier, modification of the expected timing of the selected Sync input with respect to its SEC can be achieved via Reg. 7B, Bits [1:0].

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B Bit 6, cnfg\_sync\_phase. With this bit Low, the Sync input sampling has a 6.48 MHz resolution. When Bit 6 is High the selected Sync can have a sampling resolution of



**FINAL** 

**DATASHEET** 

either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow, for instance, a 19.44 MHz and 2 kHz pair to be used for Line Card synchronization.

Reg. 7B Bit 7, Indep\_FrSync/MFrSync controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks. When Indep\_FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when bit Sync\_OC-N\_rates is High, the OC-N rate dividers and clocks are also synchronized by the Sync input. On a change of phase position of the Sync, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the Sync input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, Independent Frame Sync mode can be used (Reg. 7B, Bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the selected Sync sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B Bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from DPLL1. 2 kHz and 8 kHz outputs can also be produced at the O1 to O2 outputs. These can come from either the DPLL1 or from the DPLL2, controlled by Reg. 7A, Bit 7.

### **Power-On Reset**

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8525 is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.

### **Serial Interface**

The ACS8525 device has a serial interface which can be SPI compatible. The Motorola SPI Convention is such that address and data is transmitted and received MSB first. On the ACS8525 address and data are transmitted and received LSB first. Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 10 and Figure 11 show the timing diagrams of read and write accesses for this interface.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

**FINAL** 

**DATASHEET** 

Figure 10 Read Access Timing for SERIAL Interface




Table 13 Read Access Timing for SERIAL Interface (For use with Figure 10)

Symbol	Parameter	MIN	TYP	MAX
t <sub>SU1</sub>	Setup SDI valid to SCLK <sub>rising edge</sub>	4 ns	-	-
t <sub>SU2</sub>	Setup CSB <sub>falling edge</sub> to SCLK <sub>rising edge</sub>	14 ns	-	-
t <sub>d1</sub>	Delay SCLK <sub>rising edge</sub> (SCLK <sub>falling edge</sub> for CLKE = 1) to SDO valid	-	-	18 ns
t <sub>d2</sub>	Delay CSB <sub>rising edge</sub> to SDO high-Z	-	-	16 ns
t <sub>pw1</sub>	SCLK Low time	22 ns	-	-
t <sub>pw2</sub>	SCLK High time	22 ns	-	-
t <sub>h1</sub>	Hold SDI valid after SCLK <sub>rising edge</sub>	6 ns	-	-
t <sub>h2</sub>	Hold CSB $Low$ after SCLK <sub>rising edge</sub> , for CLKE = 0 Hold CSB $Low$ after SCLK <sub>falling edge</sub> , for CLKE = 1	5 ns	-	-
t <sub>p</sub>	Time between consecutive accesses (CSB <sub>rising edge</sub> to CSB <sub>falling edge</sub> )	10 ns	-	-

**FINAL** 

DATASHEET

Figure 11 Write Access Timing for SERIAL Interface




Table 14 Write Access Timing for SERIAL Interface (For use with Figure 11)

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup SDI valid to SCLK <sub>rising edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to SCLK <sub>rising edge</sub>	14 ns	-	-
t <sub>pw1</sub>	SCLK Low time	22 ns	-	-
t <sub>pw2</sub>	SCLK High time	22 ns	-	-
t <sub>h1</sub>	Hold SDI valid after SCLK <sub>rising edge</sub>	6 ns	-	-
t <sub>h2</sub>	Hold CSB Low after SCLK <sub>rising edge</sub>	5 ns	-	-
t <sub>p</sub>	Time between consecutive accesses (CSB <sub>rising edge</sub> to CSB <sub>falling edge</sub> )	10 ns	-	-



#### **FINAL**

#### **DATASHEET**

### Register Map

Each Register, or register group, is described in the following Register Map (Table 15) and subsequent Register Description Tables.

#### **Register Organization**

The ACS8525 LC/P uses a total of 91 eight-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address and each Register is organized with the most-significant bit positioned in the left-most bit, with bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map,

Table 15. Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labelled "Set to 0" or "Set to 1" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

#### **Multi-word Registers**

For Multi-word Registers (e.g. Reg. OC and OD), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

#### **Register Access**

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip\_id* and *chip\_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the sts\_interrupts register), any individual data field may be

cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

#### **Configuration Registers**

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pin-settable. All configuration registers can be read out over the microprocessor port.

#### **Status Registers**

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

#### **Interrupt Enable and Clear**

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any SEC becoming valid or going invalid.
- 2. A change in the operating state e.g. Locked, Holdover.
- 3. A brief loss of the currently selected SEC.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

#### **Defaults**

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

DATASHEET

#### Table 15 Register Map

Register Name	SS	<b>#</b>				Dat	ta Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
chip_id (RO)	00	4D		•		chip_id[7:0], 8	LSBs of Chip ID		•	•
	01	21				chip_id[15:8], 8	B MSBs of Chip ID	)		
chip_revision (RO)	02	00				chip_rev	vision[7:0]			
test_register1 (R/W)	03	14	Phase_alarm	Disable_180		Resync_ analog	Set to 0	8K Edge Polarity	Set to 0	Set to 0
test_register2 (R/W)	04	12					ot use			
sts_interrupts (R/W)	05	FF			status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL		
	06	3F	operating_ mode	DPLL1_main_ ref_failed						status_SE0
sts_current_DPLL_frequency, see OC/OD	07	00						Bits [18:16] of	sts_current_DPL	L_frequency
sts_interrupts (R/W)	08	10	Sync_alarm_ int							
sts_operating_mode (RO)	09	01	Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DP	PLL1_operating_i	mode
sts_priority_table (RO)	OA	00		Highest priority	validated source			Currently se	lected source	
	0B	00	;	3rd highest priori	ty validated sour	ce		2nd highest prior	ity validated sou	rce
sts_current_DPLL_frequency[7:0]	OC	00			Bit	ts [7:0] of sts_cur	rent_DPLL_frequ	iency		
(RO) [15:8]	0D	00			Bits	[15:8] of sts_cur	rent_DPLL_frequ	iencyy		
[18:16]	07	00						Bits [18:16]	of sts_current_D	PLL_frequen
sts_sources_valid (R0)	0E	00			SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
	0F	00								SEC3
sts_reference_sources (RO) Alarm Status on inputs:	11	22			No Activity	Phase Lock			No Activity	Phase Loc
SEC1 & SEC2 TTL SEC1 & SEC2 DIFF	11 12	22			SEC2 TTL  No Activity SEC2 DIFF	SEC2 TTL  Phase Lock SEC2 DIFF			SEC1 TTL  No Activity SEC1 DIFF	SEC1 TTL  Phase Loc SEC1 DIFF
SEC3	14	22			02.02.5117	CLOZ BII I			No Activity SEC3	Phase Loc SEC3
cnfg_ref_selection_priority (R/W) SEC1 & SEC2 TTL	19	32		programmed_p	riority_SEC2_TTL			programmed_p	riority_SEC1_TT	
SEC1 & SEC2 DIFF	1A	00		programmed pi	riority_SEC2_DIFI	<u>-</u>		programmed pi	riority_SEC1_DIF	F
SEC3	1C	04		h. e8. e	,				_priority_SEC3	•
cnfg_ref_source_frequency_		-		Ι	I			h8		
<input/> (R/W), where <input/> = SEC1 TTL	22	00	divn_SEC1 TTL	lock8k_SEC1 TTL	Bucket_id	d_SEC1 TTL	re	eference_source_	frequency_SEC1	. TTL
SEC2 TTL	23	00	divn_SEC2 TTL	lock8k_SEC2 TTL	Bucket_id	d_SEC2 TTL	re	eference_source_	frequency_SEC2	? TTL
SEC1 DIFF	24	03	divn_SEC1 DIFF	lock8k_SEC1 DIFF	Bucket_id	_SEC1 DIFF	re	eference_source_t	requency_SEC1	DIFF
SEC2 DIFF	25	03	divn_SEC2 DIFF	lock8k_SEC2 DIFF	Bucket_id	_SEC2 DIFF	re	eference_source_t	requency_SEC2	DIFF
SEC3	28	03	divn_SEC3	lock8k_SEC3	Bucket	_id_SEC3		reference_source	e_frequency_SE	03
cnfg_operating_mode (R/W)	32	00						DP	LL1_operating_i	mode
force_select_reference_source (R/W)	33	OF						forced_sele	ct_SEC_input	
cnfg_input_mode (R/W)	34	CA	auto_extsync_ en	phalarm_ timeout	XO_ edge		extsync_en	ip_sonsdhb		reversion_ mode
cnfg_DPLL2_path (R/W)	35	AO		DPLL2_dig_ feedback						
cnfg_differential_inputs (R/W)	36	03							SEC2_DIFF_ PECL	SEC1_DIF
cnfg_dig_outputs_sonsdh (R/W)	38	04		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_	frequency	digital1_	frequency				
cnfg_differential_output (R/W)	3A	C2							Output 01	_LVDS_PEC
cnfg_auto_bw_sel	ЗВ	98	auto_BW_sel				DPLL1_lim_int			
cnfg_nominal_frequency [7:0]	3C	99				Bits[7:0] of cnfg_	nominal_frequer	псу		
(R/W) [15:8]	3D	99			E	Bits[15:8] of cnfg_	_nominal_freque	ncy		
		76	1			Bits[7:0] of cnfg				



## FINAL

DATASHEET

Table 15 Register Map (cont...)

Register Name	ss (	<b>=</b> _				Da	ta Bit			
RO = Read Only R/W = Read/Write	Addre (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_DPLL_freq_limit (R/W) [9:8]	42	00							Bits[9:8] of cnfg_DPLL_fre	eq_limit
cnfg_interrupt_mask (R/W) [7:0]	43	00	Set to 0	Set to 0	SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
[15:8]	44	00	operating_ mode	main_ref_ failed				Set to 0		SEC3
[23:16]	45	00	Sync_ip_alarm							
cnfg_freq_divn (R/W) [7:0].	46	FF			divn	_value [7:0] (divid				
[13:8]	47	3F					value [13:8] (divi		icy by n)	
cnfg_monitors (R/W)	48	04		los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
cnfg_registers_source_select (R/W)	4B	00				DPLL1_DPLL2 _select				
cnfg_freq_lim_ph_loss	4D		freq_lim_ph_ loss							
cnfg_upper_threshold_0 (R/W)	50	06		upper	_threshold_0_va	alue (Activity alarr	n, Config. O, Leak	ky Bucket - set thi	reshold)	
cnfg_lower_threshold_0 (R/W)	51	04		lower_	threshold_0_val	ue (Activity alarm	, Config. 0, Leaky	Bucket - reset th	reshold)	
cnfg_bucket_size_0 (R/W)	52	80			Bucket_size_0	_value (Activity ala	arm, Config. 0, Le	eaky Bucket - size	_	
cnfg_decay_rate_0 (R/W)	53	01							alarm, Config.	O_value (Activity O, Leaky Bucket - k rate)
cnfg_upper_threshold_1 (R/W)	54	06		upper	_threshold_1_va	alue (Activity alarr	n, Config. 1, Leak	ky Bucket - set thi	reshold)	
cnfg_lower_threshold_1 (R/W)	55	04		lower_	threshold_1_val	ue (Activity alarm	, Config. 1, Leaky	Bucket - reset th	reshold)	
cnfg_bucket_size_1 (R/W)	56	08			Bucket_size_1	_value (Activity ala	arm, Config. 1, Le	eaky Bucket - size	<del>)</del> )	
cnfg_decay_rate_1 (R/W)	57	01							alarm, Config.	1_value (Activity 1, Leaky Bucket - k rate)
cnfg_upper_threshold_2 (R/W)	58	06		upper	_threshold_2_va	alue (Activity alarr	n, Config. 2, Leak	ky Bucket - set thi	reshold)	
cnfg_lower_threshold_2 (R/W)	59	04		lower_	threshold_2_val	ue (Activity alarm	, Config. 2, Leaky	Bucket - reset th	reshold)	
cnfg_bucket_size_2 (R/W)	5A	08			Bucket_size_2	_value (Activity ala	arm, Config. 2, Le	eaky Bucket - size	·)	
cnfg_decay_rate_2 (R/W)	5B	01							alarm, Config.	2_value (Activity 2, Leaky Bucket - k rate)
cnfg_upper_threshold_3 (R/W)	5C	06		иррег	_threshold_3_va	alue (Activity alarr	n, Config. 3, Leak	ky Bucket - set thi	reshold)	
cnfg_lower_threshold_3 (R/W)	5D	04		lower_	threshold_3_val	ue (Activity alarm	, Config. 3, Leaky	Bucket - reset th	reshold)	
cnfg_bucket_size_3 (R/W)	5E	08			Bucket_size_3	_value (Activity ala	arm, Config. 3, Le	eaky Bucket - size	·)	
cnfg_decay_rate_3 (R/W)	5F	01							alarm, Config.	3_value (Activity 3, Leaky Bucket - k rate)
cnfg_output_frequency (R/W) (Output O2)	61	06						output	:_freq_02	
(Output O1)	62	80		output_	_freq_01					
(MFrSync/FrSync)	63	СО	MFrSync_en	FrSync_en						
cnfg_DPLL2_frequency (R/W)	64	00							DPLL2_frequen	
cnfg_DPLL1_frequency (R/W)	65	01	DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/ DS1	DPLL1_fre	eq_to_APLL2			DPLL1_frequen	су
cnfg_DPLL2_bw (R/W)	66	00							DPLL2	bandwidth
cnfg_DPLL1_locked_bw (R/W)	67	10								ced_bandwidth
cnfg_DPLL1_acq_bw (R/W)	69	11								sition_bandwidth
cnfg_DPLL2_damping (R/W)	6A	13		DPL	L2_PD2_gain_al	og_8k			DPLL2_dampir	g
cnfg_DPLL1_damping (R/W)	6B	13		DPL	L1_PD2_gain_al	og_8k			DPLL1_dampir	g
cnfg_DPLL2_PD2_gain (R/W)	6C	C2	DPLL2_PD2_ gain_enable	DF	PLL2_PD2_gain_	alog		DF	PLL2_PD2_gain_o	digital
cnfg_DPLL1_PD2_gain (R/W)	6D	C2	DPLL1_PD2_ gain_enable	DF	PLL1_PD2_gain_	<del>-</del>		DF	PLL1_PD2_gain_c	digital
cnfg_phase_offset (R/W) [7:0]	70	00				·	et_value [7:0]			
[15:8]	71	00				phase_offse	et_value[15:8]			
cnfg_PBO_phase_offset (R/W)	72	00		1			PBO_ph	ase_offset		
cnfg_phase_loss_fine_limit (R/W)	73	A2	fine_limit_en	noact_ph_loss	narrow_en			p	phase_loss_fine_	imit



FINAL

DATASHEET

Table 15 Register Map (cont...)

Register Name	SS	¥.				Da	ata Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_phase_loss_coarse_limit (R/W)	74	85	coarse_lim_ phaseloss_en	wide_range_ en	multi_ph_resp			phase_los	ss_coarse_limit	
cnfg_ip_noise_window (R/W)	76	06	ip_noise_ window_en							
sts_current_phase (RO) [7:0]	77	00		current_phase[7:0]						
[15:8]	78	00		current_phase[15:8]						
cnfg_phase_alarm_timeout (RO)	79	32				t	timeout_value (in	two-second inte	rvals)	
cnfg_sync_pulses (R/W)	7A	00	2k_8k_from_ DPLL2		•		8k_invert	8k_pulse	2k_invert	2k_pulse
cnfg_sync_phase (R/W)	7B	00	Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_phase	_SYNC3	Sync_pt	nase_SYNC2	Sync_pl	hase_SYNC1
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp	,	Sync_monitor_limit					
cnfg_interrupt (R/W)	7D	02		·				Interrupt int_polarity		
cnfg_protection(R/W)	7E	85				protec	tion_value		•	•



FINAL

DATASHEET

## Register Descriptions

#### Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sig chip ID.	nificant bits of the	Default Value	0100 1101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_id[7:0],	8 LSBs of Chip ID			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Least significant	byte of the 2-by	te device ID.	48 (hex)			

#### Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_id[15:8],	8 MSBs of Chip ID	)		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Most significant	byte of the 2-by	te device ID.	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon rev	rision of the device.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_re	evision[7:0]			
Bit No.	Description			Bit Value	Value Description		
[7:0]	chip_revision Silicon revision of	the device.		00(hex)			



FINAL

DATASHEET

Address (hex): 03

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
phase_alarm	disable_180		resync_analog	Set to 0	8k Edge Polarity	Set to 0	Set to 0
Bit No.	Description			Bit Value	Value Description	n	
7	phase_alarm (ph Instantaneous re		• •	0 1	DPLL1 reporting DPLL1 reporting		
6	disable_180 Normally the DPI	L will try to lock	to the nearest	0	DPLL1 automation	cally determines	frequency lock
	edge (±180°) for a new reference. that it is phase lo capture range re to frequency and into frequency lock frequency lock to seconds. However phase shift of up	the first 2 secon If the DPLL does beked after this a verts to ±360°, phase locking. cking mode may a new reference, this may cause to 360° when the	nds when locking to as not determine time, then the which corresponds Forcing the DPLL or reduce the time to be by up to two se an unnecessary	1	DPLL1 forced to	always frequenc	y and phase lock.
5	Not used.			-	-		
4	resync_analog (a The analog outpu		e-synchronization)	0	Analog divider or seconds after po		during first 2
	synchronization r	mechanism to e	nsure phase lock at ut and the output.	1	Analog dividers a clocks divided do with equivalent fo Hence ensuring t	lways synchroniz own from the APL requency digital o that 6.48 MHz ou c with the DPLL o	clocks in the DPLL. utput clocks, and even though only a
3	Set to 0 Test Control. Lea	ve unchanged c	or set to 0.	0	-		
2	8k Edge Polarity			0	Lock to falling clo		
		ws the system to	or the current input o lock on either the aput clock.	1	Lock to rising clo	ck edge.	
1	Set to 0 Test Control. Lea	ve unchanged c	or set to O.	0	-		
0	Set to 0 Test Control. Lea	ve unchanged c	or set to 0.	0	-		

Address (hex): 04

test\_register2

Do not use. Only zero should be written to this address.



FINAL

DATASHEET

#### Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0] status register.	of the interrupt	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL		
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		
5	status_SEC2_DII Interrupt indicati	FF ng that input SEC	2 DIFF	0	Input SEC2 DIFF invalid).	has not changed	status (valid/
		d (if it was invalid) ed until reset by s		1		has changed stat the interrupt to 0.	
4	status_SEC1_DII	FF ng that input SEC	1 DIFF has	0 1	Input SEC1 DIFF invalid).	has not changed	status (valid/
	become valid (if	it was invalid), or i	invalid (if it was	1	Input SEC1 DIFF	has changed stat the interrupt to 0.	
3	status_SEC2_TT	L ng that input SEC2	TTI has bocome	0	Input SEC2 TTL I	has not changed s	tatus (valid/
	valid (if it was in	/alid), or invalid (if		1	Input SEC2 TTL I	nas changed statu the interrupt to 0.	` , ,
2	status_SEC1_TT			0		nas not changed s	tatus (valid/
	valid (if it was inv	ng that input SEC2 valid), or invalid (if et by software wri		1	•	nas changed statu the interrupt to 0.	
[1:0]	Not used.						

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	DPLL1_ main_ref_failed						status_SEC3
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode			0	Operating mode	has not changed	
	Interrupt indicating changed. Latched to this bit.		•	1 L	Operating mode Writing 1 resets	has changed. the interrupt to 0	



FINAL

DATASHEET

## Address (hex): 06 (cont...)

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	node main_ref_failed						status_SEC3
Bit No.	Description			Bit Value	Value Description	on	
6	DPLL1_main_ref_ Interrupt indicatin failed. This interru input cycles. This the input to becor generated in Free until reset by soft	ng that input to to upt will be raised is much quicker me invalid. This i -run or Holdovel	l after 2 missing than waiting for nput is not modes. Latched	0 1	Input to DPLL1 i Input to DPLL1 I Writing 1 resets		
[5:1]	Not used.			-	-		
0	status_SEC3 Interrupt indicatin valid (if it was inva Latched until rese	alid), or invalid (i		0 1	Input SEC3 has	not changed statu changed status (v the interrupt to O	/alid/invalid).

Register Name	sts_current_DPL [18:16]	sts_current_DPLL_frequency [18:16]		(RO) Bits [18:10 DPLL frequency	6] of the current /.	Bit 2 Bit 1  Bits [18:16] of sts_current_DP  /alue Description  Gee register description of				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bit					
					Bits [18:16	] of sts_current_D	PLL_frequency			
Bit No.	Description			Bit Value	Value Descripti					
[7:3]	Not used.			-	-					
[2:0]	Bits [18:16] of si When Bit 4 (DPL (cnfg_registers_s for DPLL1 is repo When this Bit 4 = reported.	L1_DPLL2_selectsource_select) = orted.	ct) of Reg. 4B O the frequency	-	•	scription of LL_frequency at R	eg. OD.			



FINAL

DATASHEET

### Address (hex): 08

Register Name sts_interrupts			Description	(R/W) Bits [23: status register.	16] of the interrupt	Default Value	0001 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_alarm_ int							
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Sync_alarm_int Interrupt indicatin monitor has hit its software writing a	alarm limit. Lat	cted Sync input cched until reset by	0 1	Input Sync alarm Input Sync alarm Writing 1 resets	has occurred.	d.
[6:0]	Not used.			-	-		

Register Name	sts_operating_mode		Description	(RO) Current operating state of the device's internal state machine.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DPLL1_operating_mode		
Bit No.	Description			Bit Value	Value Descripti	on	
7	Sync_alarm Reports current interrupt status of the selected Sync input monitor.			0 1	•	monitor not in alar monitor in alarm co	



FINAL

DATASHEET

Address (hex): 09 (cont...)

	sts_operating_mode Descr		Description	(RO) Current op the device's int machine.	perating state of Pernal state	Default Value	0000 0001		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DPLL1_operating_mode				
Bit No.	Description			Bit Value	Value Descripti	Value Description			
6	DPLL2_Lock Reports current does not have as it does not seem only report.  The bit indicate monitoring the potentially composed indicators that enable the phase loss detectors phase lost oarse phase lost input enabled if the DPLL being frequency limit. For the DPLL2 bit will latch an coarse phase lost will latch an coarse phase lost will latch an coarse phase lost of phin that phase lost oarse phase lost of enabled indication of phin that phase lost oarse phase lost of enabled detector should Reg. 74 Bit 7 = read (Reg. 09 Bit detector should Reg. 74 Bit 7 = Once the bit is it is always a counter the coarse phase at any time any	the same state management of the same state as support all the feat support all the feat its state as locked as that the DPLL2 phase loss are from four source are enabled by the feat for the DPLL1, ector enabled by Foss detector enables indication from by Reg. 73 Bit 6 are gratial at the minimum of the second second of the second between the conduction of the second between the second between the conduction of the second between the seco	cures of DPLL1. It do r unlocked.  is locked by indicators, which es. The four phase e same registers as follows: the fine Reg. 73 Bit 7, the led by Reg. 74 Bit no activity on the not phase loss from r maximum 4D Bit 7. Reg. 09 Bit 6) the se lost from the that when an cked) is set it stays rate (so Reg. 09 Bit ent reading of the arse phase loss isabled (set 2 locked bit can be arse phase loss gain (set	0 1		se locked to SEC.			
	phase loss det coarse phase los for the DPLL being frequency limit For the DPLL2 bit will latch an coarse phase lindication of phin that phase los 6 = 0). For this bit to go DPLL2 locked detector should Reg. 74 Bit 7 = read (Reg. 09 Edetector should Reg. 74 Bit 7 = 0 nce the bit is it is always a cothe coarse phase at any time any	ring the DPLL2 phase loss indicators, which ally come from four sources. The four phase dicators are enabled by the same registers able them for the DPLL1, as follows: the fine loss detector enabled by Reg. 73 Bit 7, the phase loss detector enabled by Reg. 74 Bit chase loss indication from no activity on the nabled by Reg. 73 Bit 6 and phase loss from LL being at its minimum or maximum ncy limits enabled by Reg. 4D Bit 7.  DPLL2 lock indicator (at Reg. 09 Bit 6) the latch an indication of phase lost from the phase lock detector such that when an ion of phase lost (or not locked) is set it stays phase lost or not locked state (so Reg. 09 Bit 6) the locked state, then the coarse phase loss or should be temporarily disabled (set 4 Bit 7 = 0), then the DPLL2 locked bit can be leg. 09 Bit 6), then the coarse phase loss or should be re-enabled again (set							



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name s	sts_operating_r	ts_operating_mode Description		sts_operating_mode		(RO) Current of the device's in machine.	perating state of ternal state	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		D	mode			
Bit No.	Description			Bit Value	Value Descripti	on			
5		ogrammable frequ	uency limit and limit is the extent	0	programmed "s	oft" alarm.	in the limits of the		
	to which it will to "soft" limit is the tracking a refer	•	pefore limiting. The nich the DPLL n alarm. This bit	1	the programme	its reference beyond "soft" alarm.	ond the limits of		
4	DPLL2_freq_so	ft_alarm ogrammable frequ	iency limit and	0	DPLL2 tracking programmed "s		in the limits of the		
	"soft" alarm lim to which it will to "soft" limit is th tracking a refere	it. The frequency	limit is the extent before limiting. The nich the DPLL n alarm. This bit	1		its reference beyo	ond the limits of		
3	Not used.			-	-				
[2:0]		ng_mode d to report the sta hine controlling D		000 001 010 011 100 101 110	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.				



FINAL

DATASHEET

Register Name	sts_priority_table		Description	(RO) Bits [7:0] or priority table.	f the validated	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Highest priority vali	idated source			Currently s	selected source	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:4]	Highest priority valid Reports the input ch priority validated so	nannel numbe	er of the highest	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	No valid source available.  Not used.  Not used.  Input SEC1 TTL is the highest priority valid source Input SEC2 TTL is the highest priority valid source Input SEC1 DIFF is the highest priority valid source Input SEC2 DIFF is the highest priority valid source Not used.  Not used.  Input SEC3 is the highest priority valid source.  Not used.		
[3:0]	Currently selected s Reports the input of selected source. Wh is not necessarily th validated source.	nannel numbe nen in Non-rev	ertive mode, this	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	Input SEC2 TTL Input SEC1 DIF Input SEC2 DIF Not used. Not used.	ently selected.  is the currently set, is the currently set. is the currently set. is the currently set, is the currently set, is the currently select.	elected source. selected source. selected source.



FINAL

DATASHEET

Register Name	sts_priority_table		Description	(RO) Bits [15:8] priority table.	of the validated	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	3 <sup>rd</sup> highest priority	validated sourc	е	2 <sup>nd</sup> highest priority validated source				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:4]	3 <sup>rd</sup> highest priorit			0000	Less than 3 val	id sources availat	ole.	
	Reports the input		of the 3 <sup>rd</sup> highest	0001	Not used.			
	priority validated	source.		0010	Not used.			
				0011	source.	is the 3 <sup>rd</sup> highest		
				0100	Input SEC2 TTL source.	is the 3 <sup>rd</sup> highest	priority valid	
				0101	Input SEC1 DIF	F is the 3 <sup>rd</sup> highes	st priority valid	
				0110		F is the 3 <sup>rd</sup> highes	st priority valid	
				0111	Not used.			
				1000	Not used.			
				1001	Input SEC3 is the	ne 3 <sup>rd</sup> highest prid	ority valid source.	
				1010-1111	Not used.			
[3:0]	2 <sup>nd</sup> highest priorit		ond	0000		id sources availat	ole.	
	Reports the input		r of the 2"	0001	Not used.			
	highest priority va	ildated source.		0010 0011	Not used.	is the 2 <sup>nd</sup> highes	t priority valid	
				0011	source.	is the 2 highes	t priority valid	
				0100		is the 2 <sup>nd</sup> highes	t priority valid	
				0101		F is the 2 <sup>nd</sup> highe	st priority valid	
					source.			
				0110	Input SEC2 DIF	F is the 2 <sup>nd</sup> highe	st priority valid	
				0111	Not used.			
				1000	Not used.			
				1001	•	ne 2 <sup>nd</sup> highest pri	ority valid source.	
				1010-1111	Not used.			



FINAL

DATASHEET

### Address (hex): OC

Register Name	sts_current_DPL [7:0]	L_frequency	Description	(RO) Bits [7:0] of frequency.	of the current DPLL	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Bits [7:0] of sts_cu	rrent_DPLL_frequ	ency		
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	Bits [7:0] of sts_ *When Bit 4 (DP (cnfg_registers_s for DPLL1 is repo When this Bit 4 = reported.	PLL1_DPLL2_sel source_select) = orted.	ect) of Reg. 4B - 0 the frequency	-	See register desc sts_current_DPL	•	Reg. OD.

Register Name	sts_current_DPLI [15:8]	L_frequency	Description		(RO) Bits [15:8] of the current DPLL frequency.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Bit	ts [15:8] of sts_cu	rrent_DPLL_freq	uency		
Bit No.	Description			Bit Value	Value Descripti	ion	
[7:0]	Bits [15:8] of sts. The value in this in Reg. OC and Refrequency offset when Bit 4 (DPI (cnfg_registers_s for DPLL1 is reported.	register is combir eg. 07 to represe of the DPLL. LL1_DPLL2_select cource_select) = 0 orted.	ned with the value ent the current ct) of Reg. 4B O the frequency		respect to the control in Reg. 07, Reg concatenated. signed integer. 0.0003068 dewith respect to crystal calibratic cnfg_nominal_value is actuall can be viewed rate of change Bit 3 of Reg. 35	ulate the ppm offset crystal oscillator free g. OD and Reg. OC in This value is a 2's The value multiplic c will give the value the XO frequency, ion that has been prequency, Reg. 30 y the DPLL integra as an average free is related to the Distribution of the Bis High then this recent pulled to its man	equency, the value need to be complement ed by e in ppm offset allowing for any performed, via C and 3D. The I path value so it quency, where the PLL bandwidth. If value will freeze if



FINAL

DATASHEET

### Address (hex): **OE**

Register Name	sts_sources_vali	d	Description	(RO) 8 least significant bits of the sts_sources_valid register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
5	SEC2 DIFF Bit indicating if S if it has no outsta		The input is valid	0 1	Input SEC2 DIFF Input SEC2 DIFF		
4	SEC1 DIFF Bit indicating if S if it has no outsta		The input is valid	0 1	Input SEC1 DIFF Input SEC1 DIFF		
3	SEC2 TTL Bit indicating if S it has no outstan		he input is valid if	0 1	Input SEC2 TTL is Input SEC2 TTL is		
2	SEC1 TTL Bit indicating if S it has no outstan		he input is valid if	0 1	Input SEC1 TTL is Input SEC1 TTL is		
[1:0]	Not used.			-	-		

Register Name sts_sources_valid			Description	(R0) 8 most sig sts_sources_va	nificant bits of the llid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
							SEC3
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:1]	Not used.			-	-		
0	SEC3 Bit indicating if SEC3 has no outstanding a		e input is valid if it	0 1	Input SEC3 is inv Input SEC3 is val		



FINAL

DATASHEET

### Address (hex): 11

Register Name	sts_reference_ SEC1 & SEC2 T		es <b>Description</b>		test when R/W) arms active on	Default Value	0010 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Reg. 11: Status	s of SEC2 TTL Input			Reg. 11: Status	of SEC1 TTL Input
		Reg. 12: Status Input	of SEC2 DIFF			Reg. 12: Status Input	of SEC1 DIFF
		•				Reg. 14: Status	of SEC3 Input
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6] & [3:2]	Not Used			-	-		
5 & 1	Input Activity A	larm		0	No alarm.		
	Alarm indicatio	n from the activity	monitors.	1	Input has an ac	tive "no activity" a	larm.
4 & 0	Phase Lock Ala	arm		0	No alarm.		
		nnot indicate that i nt source within 10 aised.	•	1	Phase lock alar	m.	

Address (hex): 12 As Reg. 11, but for sts\_reference\_sources, Inputs: SEC1 & SEC2 DIFF

Address (hex): 14 As Reg. 11, but for sts\_reference\_sources, Input: SEC3

Register Name	cnfg_ref_selection_priority SEC1 & SEC2 TTL		Description	(R/W) Configures the relative priority of input sources SEC1 TTL and SEC2 TTL.		Default Value	0011 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	programmed_priority_SEC2 TTL		L	programmed_priority_SEC1 TTL				
Bit No.	Description			Bit Value	Value Description	n		
[7:4]		represents the r The smaller the disables the in ity of this input	elative priority of number, the higher put. is set to >0, the	0000 0001-1111	Input SEC2 TTL I		utomatic selection.	



FINAL

DATASHEET

# Address (hex): 19 (cont...)

Register Name	e cnfg_ref_selection_priority Description SEC1 & SEC2 TTL		(R/W) Configure priority of input and SEC2 TTL.	es the relative sources SEC1 TTL	Default Value	0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	programmed_priority_SEC2 TTL			programmed_priority_SEC1 TTL				
Bit No.	Description			Bit Value	Value Description	on		
[3:0]		represents the r The smaller the disables the in ity of this input	elative priority of number, the higher put. is set to >0, the	0000 0001-1111	Input SEC1 TTL Input SEC1 TTL		utomatic selection.	

Register Name	cnfg_ref_selection SEC1 & SEC2 DI		Description	(R/W) Configure priority of input DIFF and SEC2	sources SEC1	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	programmed_priority_SEC2 DIFF			programmed_priority_SEC1 DIFF				
Bit No.	Description			Bit Value	Value Description			
[7:4]	programmed_priority_SEC2 DIFF This 4-bit value represents the relative priority of input SEC2 DIFF. The smaller the number, the higher the priority; zero disables the input. *When the priority of this input is set to >0, the priority of SEC2 TTL is set to 0 (disabled).			0000 0001-1111	Input SEC2 DIFF unavailable for automatic selection. Input SEC2 DIFF priority value.			
[3:0]	programmed_pri This 4-bit value r input SEC1 DIFF, higher the priorit *When the priorit priority of SEC1	epresents the r . The smaller th y; zero disables ity of this input	lative priority of selection.  number, the 0001-1111 Input SEC1 DIFF priority value. the input. s set to >0, the				automatic	



FINAL

# DATASHEET

### Address (hex): 1C

Register Name	cnfg_ref_selection SEC3	on_priority	Description	. , ,	R/W) Configures the relative riority of input source SEC3.		0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit No.	Description			Bit Value	Value Descript	tion	
[7:4]	Not used.			-	-		
[3:0]	cnfg_ref_selection_priority_9 This 4-bit value represents the relative priority of input SEC3. The smaller the number, the higher the priority; zero disables the input.			0000 0001-1111	Input SEC3 un Input SEC3 pri	available for autom ority value.	natic selection.

Register Name	<pre>cnfg_ref_source_frequency <input/> For Reg. 22, <input/> = SEC1 TTL</pre> Description			(R/W) Configuration of the frequency and input monitoring for input <input/> . Default Value SEC1 TTL 0000 00				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
divn_ <input/>	lock8k_ <input/> Bucket_id_ <input/>				reference_source	_frequency_ <inpu< td=""><td>ıt&gt;</td></inpu<>	ıt>	
Bit No.	Description			Bit Value	Value Description	on		
7	divn_ <input/> This bit selects whether or not input SEC1 TTL is divided in the programmable pre-divider prior to being input to the DPLL and frequency monitor- see Reg. 46 and Reg. 47 (cnfg_freq_divn).			0	Input <input/> fed directly to DPLL and monitor. Input <input/> fed to DPLL and monitor via predivider.			
6	lock8k_ <input/> This bit selects whether or not input SEC1 TTL is divided in the preset pre-divider prior to being input to the DPLL. This results in the DPLL locking to the reference after it has been divided to 8 kHz. This bit is ignored when divn_ <input/> is set (bit =1).			0 1	Input <input/> fed directly to DPLL. Input <input/> fed to DPLL via preset pre-divi			
[5:4]	Bucket_id_ <input/> Every input has its own Leaky Bucket used for activity monitoring. There are four possible configurations for each Leaky Bucket- see Reg. 50 to Reg. 5F. This 2-bit field selects the configuration used for input <input/> .			00 01 10 11	Input <input/> activity monitor uses Leaky Configuration 0. Input <input/> activity monitor uses Leaky Configuration 1. Input <input/> activity monitor uses Leaky Configuration 2. Input <input/> activity monitor uses Leaky Configuration 3.			



FINAL

DATASHEET

Address (hex): 22 (cont...)

Register Name	cnfg_ref_source_frequency			(R/W) Configura frequency and i for input <input< th=""><th>input monitoring</th><th>Default Value</th><th>SEC1 TTL= 0000 0000</th></input<>	input monitoring	Default Value	SEC1 TTL= 0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
divn_ <input/>	lock8k_ <input/>	Bucket_	_id_ <input/>		reference_source	_frequency_ <inpu< td=""><td>ıt&gt;</td></inpu<>	ıt>
Bit No.	Description			Bit Value	Value Descripti	on	
[3:0]	reference_source		•	0000	8 kHz.		
	Programs the free			0001	•	z (dependant on E	Bit 2 (ip_sonsdhb)
	should be set to (	<i></i>	set, then this value	0010	in Reg. 34). 6.48 MHz.		
	Should be set to t	0000 (8 KHZ).		0010	19.44 MHz.		
				0100	25.92 MHz.		
				0101	38.88 MHz.		
				0110	51.84 MHz.		
				0111	77.76 MHz.		
				1000	155.52 MHz.		
				1001	2 kHz.		
				1010	4 kHz.		
				1011-1111	Not used.		

Address (hex): 23	Use description for Reg. 22, but use <input/> =	SEC2 TTL	Default = 0000 0000
Address (hex): 24	Use description for Reg. 22, but use <input/> =	SEC1 DIFF	Default = 0000 0011
Address (hex): 25	Use description for Reg. 22, but use <input/> =	SEC2 DIFF	Default = 0000 0011
Address (hex): 28	Use description for Reg. 22, but use <input/> =	SEC3	Default = 0000 0011

Register Name cnfg_operating_mode		Description	(R/W) Register to force the state of DPLL1 controlling state machine.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					DPLL1_operating_mode		
Bit No.	Description			Bit Value	Value Description	on	
[7:3]	Not used.			-	-		



Address (hex): 32 (cont...)

Register Name	cnfg_operating_mod	e	Description	(R/W) Register of DPLL1 control machine.	10 10100 1110 01010	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					DPL	.L1_operating_n	node
Bit No.	Description			Bit Value	Value Description	1	
[2:0]	DPLL1_operating_mo	ode		000	Automatic (intern	al state machine	e controlled).
	This field is used to c	ontrol the sta	ate of the internal	001	Free Run.		
	finite state machine	controlling D	PLL1. A value of	010	Holdover.		
	zero is used to allow	the finite sta	te machine to	011	Not used.		
	control itself. Any oth	er value will	force the state	100	Locked.		
	machine to jump into	that state. 0	Care should be	101	Pre-locked2.		
	taken when forcing th	ne state mad	hine. Whilst it is	110	Pre-locked.		
	forced, the internal m	nonitoring fui	nctions cannot	111	Phase Lost.		
	affect the internal sta	ate machine,	therefore, the				
	user is responsible for	r all monitor	ing and control				
	functions required to	achieve the	desired				
	functionality.						

Register Name	force_select_refe	erence_source	Description	(R/W) Register used to force the <b>Default Value</b> 0000 1: selection of a particular SEC for DPLL1.						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
					forced_select_SEC_input					
Bit No.	Description			Bit Value	Value Description	on				
[7:4]	Not used.			-	-					
[3:0]	forced_select_SEC_input  Value representing the SEC to be selected by DPLL1. Value of 0 hex will leave the selection to the automatic control mechanism within the device.  Using this mechanism will bypass all the monitoring functions assuming the selected input to be valid. If the device is not in state "Locked" then it will progress to state locked in the usual manner. If the input fails, the device will not change state to Holdover, as it is not allowed to disqualify the source. The effect of this register is simply to raise the priority of the selected input to "1" (highest). To ensure selection of the programmed input reference under all circumstances, revertive mode				Not used. Not used. DPLL1 forced to Not used. Not used.	select input SEC select input SEC select input SEC select input SEC select input SEC	1 TTL. 2 TTL. 1 DIFF. 2 DIFF.			



FINAL

DATASHEET

Register Name	cnfg_input_mod	е	Description	(R/W) Register input modes of	controlling various f the device.	Default Value	1100 1010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_extsync_ en	phalarm_time- out	XO_edge		extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Descriptio	n		
7	auto_extsync_er		tornal Frama Syna	0		Sync enabled/disa	bled according to	
	Bit to automatically disable the external Frame Syncinput following a source switch.			1	extsync_en.  External Frame Sync enabled if extsync_en = 1 unti a source switch. After this it is only re-enabled by writing "1" to extsync_en again.			
6	phalarm_timeou		ut facility on phase	0	Phase alarms on sources only cancelled by software.			
	alarms. When er	nabled, any sourc		1		sources automat	ically time out.	
5	XO_edge	Jz oggillator madi	ulo connected to	0	Device uses the oscillator.	rising edge of the	external	
	If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			1	Device uses the falling edge of the external oscillator.			
4	Not used.			-	-			
3	extsync_en	ther or not DPLL1	I will look for a	0	No External Framinput- SYNC1/2/	ne Sync signal on	selected Sync	
	reference Sync p Even though this	oulse on the SYNC bit may enable t be disabled acc	21/2/3 input pins. he external Sync	1	External Sync de	rived from selecte according to auto		
2	ip_sonsdhb		to he office	0		o 0001 expected		
	SONET or SDH diselections of 000 cnfg_ref_source input frequency Notethis bit aff	nput frequencies erived. This appli 01 (bin) in the _frequency regist is either 1544 kH fects the SONET/ f. 64 Bit 4 and Re	es only to ers when the lz or 2048 kHz. SDH output on	1	SONET- inputs se 1544 kHz.	et to 0001 expect	ea to be	
		ue of this bit is tak pin at power-up.	ken from the value					
1	Not used.			-	-			



FINAL

DATASHEET

Address (hex): 34 (cont...)

Register Name	cnfg_input_mode Description		(R/W) Register controlling various Input modes of the device.		Default Value	1100 1010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
auto_extsync_ en	phalarm_time- out	XO_edge		extsync_en	ip_sonsdhb		reversion_mode
Bit No.	Description			Bit Value	Value Description	n	
0	reversion_mode Bit to select Revertive/Non-revertive mode. When in Non-revertive mode, the device will not			0 1	Non-revertive mo Revertive mode.	ode.	
	automatically switch to a higher priority source, unless the current source fails. When in Revertive mode the device will always select the highest priority source.						

Register Name	cnfg_DPLL2_path		Description	(R/W) Register to configure the feedback mode of DPLL2.		Default Value	1010 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	DPLL2_dig_ feedback						
Bit No.	Description			Bit Value	Value Descripti	on	
7	Not used.			-	-		
6	DPLL2_dig_feedb Bit to select digita		de for DPLL2.	0 1		g feedback mode. I feedback mode.	
[5:0]	Not used.			-	-		



Address (hex): 36

Register Name	e cnfg_differential_inputs Description		. , ,	es the differential CL or LVDS type	Default Value	0000 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						SEC2_DIFF_ PECL	SEC1_DIFF_ PECL
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
1	•	EC2 DIFF input	to be compatible L electrical levels.	0 1	•	t LVDS compatible t PECL compatible	
0	•	EC1 DIFF input	to be compatible L electrical levels.	0 1	•	t LVDS compatible t PECL compatible	

Register Name	cnfg_dig_outputs_sonsdh			Configures <i>Digital1</i> and <i>Digital2</i> output frequencies to be SONET or SDH compatible frequencies.		Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6	Digital2 freque	r the frequencies g ncy generator are S		1 0	12,352 kHz. Digital2 can be		644/3,088/6,176/ 048/4,096/8,192/
	SDH. *Default value at power-up.	of this bit is set by	the SONSDHB pin		16,384 kHz.		
5	dig1_sonsdh Selects whethe	r the frequencies g	generated by the	1	Digital1 can be a 12,352 kHz.	selected from 1,5	44/3,088/6,176/
	Digital1 frequer SDH.	ncy generator are S	SONET derived or	0	Digital1 can be a 16,384 kHz.	selected from 2,0	48/4,096/8,192/
[4:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 39

Register Name	cnfg_digtial_freq	uencies	ies <b>Description</b>	(R/W) Configures the actual frequencies of <i>Digital1</i> & <i>Digital2</i> .		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
digital2_	digital2_frequency digital1_frequency						
Bit No.	Description			Bit Value	Value Description	n	
[7:6]	SONET or SDH ba	equency of <i>Digita</i> ased is configure	al2. Whether this is ed by Bit 6	00 01 10	Digital2 set to 1,544 kHz or 2,048 kHz. Digital2 set to 3,088 kHz or 4,096 kHz. Digital2 set to 6,176 kHz or 8,192 kHz.		
[5:4]	(dig2_sonsdh) of digital1_frequence Configures the fre SONET or SDH ba	cy equency of <i>Digit</i> a	al1. Whether this is	11 00 01 10	Digital1 set to 1, Digital1 set to 3,	2,353 kHz or 16, 544 kHz or 2,04 088 kHz or 4,09 176 kHz or 8,19	8 kHz. 6 kHz.
[3:0]	(dig1_sonsdh) of Not used.	•		11		2,353 kHz or 16,	

Register Name	cnfg_differential_output		Description	compatibility of	(R/W) Configures the electrical compatibility of the differential output driver to be 3 V PECL or 3 V LVDS.		1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						Output 01	_LVDS_PECL
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	Output O1_LVDS Selection of the 6 between 3 V PEC	electrical compa	atibility of Output O1 3.	00 01 10 11	•	oled. PECL compatible. LVDS compatible.	



FINAL

DATASHEET

### Address (hex): 3B

Register Name	cnfg_auto_bw_sel <b>Description</b>		(R/W) Register to select <b>Default Value</b> automatic BW selection for DPLL1 path.			1001 1000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_BW_sel				DPLL1_lim_int				
Bit No.	Description			Bit Value	Value Descriptio	on		
7	auto_BW_sel Bit to select locked		-	1	Automatically selects either locked or acquisition bandwidth as appropriate. Always selects locked bandwidth.			
[6:4]	acquisition bandwid  Not used.	tn (Reg. 69) t	or DPLL1.	0 -	-	ocked bandwidth.		
3	DPLL1_lim_int When set to 1 the in limited or frozen who max. frequency. This subsequent oversho Note that when this frequency value, via OD and O7) is also f	en DPLL1 reads can be used bot when the I happens, the current_DPL	ches either min. or to minimise DPLL is pulling in. reported	1 0	DPLL value frozen.			
[2:0]	Not used.			-	-			

Register Name	me cnfg_nominal_frequency [7:0]		[7:0] use		used to calibra	(R/W) Bits [7:0] of the register used to calibrate the crystal oscillator used to clock the device.		1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			cnfg_nominal_f	requency_value[7.	:0]			
Bit No.	Description			Bit Value	Value Descript	lon		
[7:0]	cnfg_nominal_fre	equency_value[	7:0].	-	•	scription of Reg. 3 _frequency_value[:		



### Address (hex): 3D

Register Name	egister Name cnfg_nominal_frequency [15:8]		minal_frequency <b>Description</b> (R/N use osci			Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_fr	equency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	. 0	sed in conjunction in	on with Reg. 3C (7:0].) to be able to I oscillator by up to lefault value .800 MHz.		oscillator frequence Reg. 3D need to unsigned integer 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in be concatenated er. The value multi will give the value osolute value, the ds to be subtracte	Reg. 3C and I. This value is an plied by e in ppm. To default 39321

Register Name	cnfg_DPLL_freq_l [7:0]	limit	Description	(R/W) Bits [7:0 frequency limit	0111 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Bits[7:0] of cn	fg_DPLL_freq_limi	it		
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:0]	Bits [7:0] of cnfg_ This register defin to which either the source before lim range of the DPLL determined by the when compared to oscillator clocking calibrated using cand 3D, then this into account. The offset of the DPLL oscillator frequence	nes the extent of e DPLL1 or DPLL iting- i.e. it repre _s. The offset of the frequency offset of the device. If the confg_nominal_frecalibration is au DPLL frequency when compared	frequency offset L2 will track a seents the pull-in the device is et of the DPLL ne external crysta ne oscillator is equency Reg. 3C utomatically taken I limit limits the	ıl n	Bits [1:0] of R to be concated and represent	culate the frequence. 42 and Bits [7:0] nated. This value is ts limit <i>both</i> positive multiplied by 0.0°	o] of Reg. 41 need a unsigned integer and negative in



## FINAL

# DATASHEET

## Address (hex): 42

Register Name	cnfg_DPLL_freq_limit [9:8]		Description	(R/W) Bits [9:8] of the DPLL frequency limit register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						Bits [9:8] of cnf	fg_DPLL_freq_limit
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	Bits [9:8] of cnfg_D	PLL_freq_limit.		-	See Reg. 41 (cn	fg_DPLL_freq_lim	nit) for details.

Register Name	cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] mask register.	of the interrupt	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL	Set to 0	Set to 0	
Bit No.	Description			Bit Value	Value Descripti	on		
[7:6]	Not used.			-	-			
5	SEC2 DIFF			0	Input SEC2 DIFI	cannot generate	interrupts.	
	Mask bit for inpu	it SEC2 DIFF inte	rrupt.	1	Input SEC2 DIFI	can generate int	errupts.	
4	SEC1 DIFF			0	Input SEC1 DIFI	cannot generate	interrupts.	
	Mask bit for inpu	it SEC1 DIFF inte	rrupt.	1	Input SEC1 DIFF can generate interrupts.			
3	SEC2 TTL			0	Input SEC2 TTL	cannot generate i	nterrupts.	
	Mask bit for inpu	it SEC2 TTL inter	rupt.	1		can generate inte		
2	SEC1 TTL			0	Input SEC1 TTL	cannot generate i	nterrupts.	
	Mask bit for inpu	it SEC1 TTL inter	rupt.	1	Input SEC1 TTL	can generate inte	rrupts.	
[1:0]	Set to 0.			0	Set to 0.			



FINAL

DATASHEET

### Address (hex): 44

Register Name	cnfg_interrupt_mask [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
operating_ mode	main_ref_failed				Set to 0		SEC3	
Bit No.	Description			Bit Value	Value Description	on		
7	operating_mode Mask bit for opera	ating mode inte	rrunt	0 1	Operating mode cannot generate interrupts.  Operating mode can generate interrupts.			
6	main_ref_failed Mask bit for main	_		0 1	Main reference	failure cannot ger failure can genera	nerate interrupts.	
[5:3]	Not used.			-	-			
2	Set to 0.			0	Set to 0.			
1	Not used.			-	-			
0	SEC3 Mask bit for input	SEC3 interrupt.		0 1	•	not generate inter generate interrup	•	

Register Name	cnfg_interrupt_mask [23:16]		Description	(R/W) Bits [23: mask register.	16] of the interrupt	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Sync_ip_alarm							
Bit No.	Description			Bit Value	Value Description	on .	
7	Sync_ip_alarm Mask bit for Sync_ip_	<i>alarm</i> interrup	ot.	0 1	•	ic input cannot ge ic input can gene	enerate interrupts. rate interrupts.
[6:0]	Not used.			-	-		



### Address (hex): 46

Register Name	cnfg_freq_divn [7:0].		Description	(R/W) Bits [7:0] of the division factor for inputs using the DivN feature.		Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		divi	n_value [7:0] (div	vide Input frequenc	cy by n)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0].			-	See Reg. 47 (cr	nfg_freq_divn {13:	8]) for details.

Register Name	cnfg_freq_divn [13:8]		Description	(R/W) Bits [13:8] of the division factor for inputs using the DivN feature.		Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			divn	_ <i>value</i> [13:8] (div	vide input frequenc	cy by n)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6]	Not used.			-	-		
[5:0]	divn_value[13:8] This register, in co (cnfg_freq_divn) r which to divide in The DivN feature s maximum of 100 value that should hex (12499 dec). result in unreliable	epresents the in buts that use the supports input fr MHz; therefore, be written to this Use of higher Di	teger value by DivN pre-divider. equencies up to a the maximum s register is 30D3	l	•	ency will be divide s 1. i.e. to divide b	•



FINAL

DATASHEET

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and	_	<b>Default Value</b> S.	0000 0100*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en			
Bit No.	Description			Bit Value	Value Descrip	tion		
7	Not used.			-	-			
6	from DPLL1 is f this will not stric standard for the enabled the TD	ether the <i>main_r</i> lagged on the TD ctly conform to the e function of the	O pin. If enabled e IEEE 1149.1 JTAG TDO pin. When mimic the state of	0	Normal mode, TDO complies with IEEE 1149.1 TDO pin used to indicate the state of the main_ref_fail interrupt status. This allows a sy to have a hardware indication of a source failu very rapidly.			
5	mode, the device	ra-fast switching	mode. When in this a locked-to source ing input cycles.	0	Currently selected source only disqualified by Leal Bucket or frequency monitors. Currently selected source disqualified after less than 3 missing input cycles.			
4	external switchito lock to a pair priority of input SRCSW pin is H to input SEC1 T on that input. If SEC1 TTL is zer input SEC2 T SRCSW pin is L to input SEC2 T on that input. If SEC2 TTL is zer input SEC2 DIFL * The default variation of the second secon	r of sources. If the SEC1 TTL is non-ligh, the device we TL regardless of the programmed o, then it will be found in the programmed own, the device with the programmed o, then it will be for the programmed o, then it will be for instead.	vice is only allowed be programmed be programmed be programmed by the programmed by the signal present districted to lock to programmed priority then when the signal present did priority of input forced to lock the signal present did priority of input forced to lock to dependent on the	0 1		e switching mode e evice is always forc		
3	operation. If Ph there have been input-output ph unknown. If Pha then it can be for input-output ph further Phase B disabling Phase	n some source so ase relationship ase Build-out is n rozen. This will m ase relationship, suild-out events to B Build-out could	s been enabled and witches, then the of DPLL1 is o longer required, aintain the current	0 1	Phase Build-ou Phase Build-ou events will occ	ıt frozen, no furthe	r Phase Build-out	



FINAL

DATASHEET

# Address (hex): 48 (cont...)

Register Name	cnfg_monitors	Description		(R/W) Configuration register controlling several input monitoring and switching options.		Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
Bit No.	Description			Bit Value	Value Description	on	
2	switching. When triggered every t	ase Build-out even enabled a Phase I ime DPLL1 selects ting the Holdover o	Build-out event is a new source-	0	degrees phase.	not enabled. DPL	
1	Not used.			-	-		

Register Name	e cnfg_registers_source_select Description		(R/W) Register source of many	to select the y of the registers.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			DPLL1_DPLL2_ select				
Bit No.	Description			Bit Value	Value Descripti	on	
[7:5]	Not used.			-	-		
4	DPLL1_DPLL2_s Bit to select betw associated with I registers.	veen many of the	_	0 1	DPLL1 registers DPLL2 registers		
[3:0]	Not used.			-	-		



# ADVANCED COMMUNICATIONS FINAL

DATASHEET

### Address (hex): 4D

Register Name	cnfg_freq_lim_p	h_loss	Description	(R/W) Register to enable the phase lost indication when DPLL hits its hard frequency limit.		Default Value	1000 1110
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
freq_lim_ph_ loss							
Bit No.	Description			Bit Value	Value Description	on	
7	freq_lim_ph_loss	S		0	Phase lost/lock	ed determined no	rmally.
	Bit to enable the phase lost indication when the DPLL hits its <i>hard</i> frequency limit as programmed in Reg. 41 and Reg. 42 ( <i>cnfg_DPLL_freq_limit</i> ). This results in the DPLL entering the phase lost state any time the DPLL tracks to the extent of its hard limit.				Phase lost force	ed when DPLL trac	cks to hard limit.
[6:0]	Not used.			-	-		

Register Name	cnfg_upper_thre	shold_0	Description	activity alarm s	to program the etting limit for Configuration 0.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	ирре	er_threshold_0_v	value (Activity alar	m, Config. 0, Leak	xy Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	I upper_threshold_0_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (cnfg_decay_rate_0), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm	the Leaky Bucket	will raise an
	When the accum programmed as t Leaky Bucket rai	the upper_thresh	hold_0_value, the				



Address (hex): 51

Register Name	cnfg_lower_thres	shold_0	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower	r_threshold_0_va	alue (Activity alarn	n, Config. 0, Leaky	Bucket - reset thr	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Iower_threshold_O_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (cnfg_decay_rate_O), in which this does not occur, the accumulator is decremented by 1.  The lower_threshold_O_value is the value at which			-	Value at which inactivity alarm	the Leaky Bucket <sup>,</sup>	will reset an

Register Name	cnfg_bucket_size	e_0	Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 0.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		bucket_size_0	_value (Activity ala	arm, Config. 0, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	[7:0] bucket_size_O_value The Leaky Bucket operates on a 128 r during a cycle, it detects that an input failed or has been erratic, then for each which this occurs, the accumulator is i by 1, and for each period of 1, 2, 4, or programmed in Reg. 53 (cnfg_decay_r) which this does not occur, the accumul decremented by 1.		nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in	-		the Leaky Bucket even with further ir	•
	The number in the programmed into		exceed the value				



Address (hex): 53

Register Name	cnfg_decay_rate_0		Description	( , , )	to program the k" rate for Leaky ration 0.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	O_value (Activity O, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_0_value			00	Bucket decay ra	ate of 1 every 128	s ms.
. ,	The Leaky Bucket op		L28 ms cycle. If,	01	Bucket decay ra	ate of 1 every 256	s ms.
	during a cycle, it dete	ects that an ir	nput has either	10	Bucket decay ra	ate of 1 every 512	! ms.
	failed or has been er which this occurs, th by 1, and for each pe programmed in this occur, the accumular	e accumulato eriod of 1, 2, register, in wh	or is incremented 4, or 8 cycles, as nich this does not	11	Bucket decay ra	ate of 1 every 1,02	24 ms.
	The Leaky Bucket ca "decay" at the same effectively at one hal the fill rate.	rate as the "	fill" cycle, or				

Register Name	cnfg_upper_thre	eshold_1	Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 1.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	ирр	er_threshold_1_	value (Activity alar	m, Config. 1, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	during a cycle, it failed or has bee which this occur by 1, and for each programmed in I which this does decremented by  When the accum	et operates on a detects that an en erratic, then for s, the accumulation of 1, 2, Reg. 57 (cnfg_denot occur, the accumulator count react the upper_thres	or each cycle in cor is incremented 4, or 8 cycles, as ecay_rate_1), in ecumulator is aches the value hold_1_value, the	-	Value at which inactivity alarm	the Leaky Bucket	will raise an



Address (hex): 55

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower	_threshold_1_va	lue (Activity alarm	, Config. 1, Leaky	Bucket - reset thre	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_ The Leaky Buckeduring a cycle, it failed or has bee which this occurs by 1, and for eac programmed in Fwhich this does redecremented by The lower_threshold the Leaky Bucket	or operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 57 (cnfg_decorot occur, the accumulato 1.	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-	Value at which inactivity alarm	the Leaky Bucket	will reset an

Register Name	cnfg_bucket_size_1		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 1.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		bucket_size_1	_value (Activity al	arm, Config. 1, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	bucket_size_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (cnfg_decay_rate_1), in which this does not occur, the accumulator is decremented by 1.			-		the Leaky Bucket veven with further in	•
	The number in the programmed into		exceed the value				



## Address (hex): 57

Register Name	cnfg_decay_rate_1	Description	. , ,	to program the k" rate for Leaky ration 1.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						alarm, Config.	1_value (Activity 1, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_1_value The Leaky Bucket op during a cycle, it dete failed or has been er which this occurs, the by 1, and for each pe programmed in this r occur, the accumulat	erates on a 2 ects that an i rratic, then fo e accumulate eriod of 1, 2, register, in wi tor is decrem	nput has either in each cycle in or is incremented 4, or 8 cycles, as hich this does not lented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 1,02	3 ms. 2 ms.
	The Leaky Bucket ca "decay" at the same effectively at one hal the fill rate.	rate as the "	fill" cycle, or				

Register Name	cnfg_upper_thre	shold_2	Description	activity alarm s	to program the setting limit for Configuration 2.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	ирр	er_threshold_2_	value (Activity alar	m, Config. 2, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	by 1, and for each programmed in Figure which this does in decremented by	et operates on a detects that an en erratic, then for the accumulation of 1, 2, Reg. 5B (cnfg_denot occur, the accumulator count reather upper_thres.	input has either or each cycle in or is incremented 4, or 8 cycles, as ecay_rate_2), in cumulator is ches the value hold_2_value, the	-	Value at which inactivity alarm	the Leaky Bucket	will raise an



Address (hex): 59

Register Name	cnfg_lower_thresI	reshold_2 <b>Description</b> (R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 2.		esetting limit for	Default Value	0000 0100	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower_	threshold_2_va	lue (Activity alarm	, Config. 2, Leaky	Bucket - reset thre	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_2_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B (cnfg_decay_rate_2), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm	the Leaky Bucket	will reset an
	The lower_thresho the Leaky Bucket						

Register Name	cnfg_bucket_size	·_2	Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		bucket_size_2	2_value (Activity ala	arm, Config. 2, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	bucket_size_2_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B (cnfg_decay_rate_2), in which this does not occur, the accumulator is decremented by 1.  The number in the Bucket cannot exceed the value		-		the Leaky Bucket veven with further in	•	



## Address (hex): 5B

Register Name	cnfg_decay_rate_2		Description	. , ,	to program the k" rate for Leaky ration 2.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	2_value (Activity 2, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_2_value The Leaky Bucket op during a cycle, it dete failed or has been en which this occurs, the by 1, and for each pe	ects that an ir ratic, then for e accumulato eriod of 1, 2, 4	nput has either r each cycle in or is incremented 4, or 8 cycles, as	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 1,02	s ms. s ms.
	programmed in this r occur, the accumulat The Leaky Bucket car "decay" at the same effectively at one half the fill rate.	or is decrement on be program rate as the "f	ented by 1.  nmed to "leak" or fill" cycle, or				

Register Name	cnfg_upper_thre	eshold_3	Description	activity alarm s	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 3.		0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	ирр	er_threshold_3_	value (Activity alar	rm, Config. 3, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	lon		
[7:0]	during a cycle, it failed or has bee which this occur by 1, and for each programmed in I which this does decremented by  When the accum	et operates on a detects that an en erratic, then for s, the accumulation of 1, 2, Reg. 5F (cnfg_denot occur, the actual occur, the actual occur, the actual occur occur, the actual occur occur occur, the actual occur	or each cycle in cor is incremented 4, or 8 cycles, as ecay_rate_3), in ecumulator is ches the value hold_3_value, the		Value at which inactivity alarm	the Leaky Bucket i.	will raise an



Address (hex): 5D

Register Name	cnfg_lower_threshold_3 <b>Description</b>			` , ,	to program the esetting limit for Configuration 3.	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	lower	_threshold_3_v	alue (Activity alarm	n, Config. 3, Leaky	Bucket - reset thr	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_3_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (cnfg_decay_rate_3), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket	will reset an	
	The lower_thresh the Leaky Bucket		the value at which activity alarm.				

Register Name	cnfg_bucket_size	e_3	Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 3.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		bucket_size_3	3_value (Activity ala	arm, Config. 3, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]		et operates on a 1 detects that an independent of the following the detects that an independent of the following t	nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_3), in cumulator is	-		the Leaky Bucket even with further ir	•



## Address (hex): **5F**

Register Name	cnfg_decay_rate_3		Description	. , ,	to program the k" rate for Leaky ration 3.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	3_value (Activity 3, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_3_value	9		00	Bucket decay ra	ate of 1 every 128	ms.
	The Leaky Bucket o	perates on a 1	L28 ms cycle. If,	01	Bucket decay ra	ite of 1 every 256	ms.
	during a cycle, it de	tects that an ir	nput has either	10	Bucket decay ra	ite of 1 every 512	ms.
	failed or has been e which this occurs, the by 1, and for each p programmed in this occur, the accumula	ne accumulato eriod of 1, 2, 4 register, in wh	or is incremented 4, or 8 cycles, as nich this does not	11	Bucket decay ra	ite of 1 every 102	4 ms.
	The Leaky Bucket co "decay" at the same effectively at one had the fill rate.	e rate as the "f	fill" cycle, or				

Register Name	config_output_frequency (Output 02)		Description	. , ,	to configure and Juencies available	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					output_	_freq_02	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 61 (cont...)

Register Name	cnfg_output_freq (Output O2)	uency	Description	(R/W) Register to configure and enable the frequencies available on Output O2.			0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					output_	_freq_02	
Bit No.	Description			Bit Value			
[3:0]	APLL2. These are	of the frequencie frequencies of to configured in Re de detail see the d	es available are the APLL1 and the eg. 64 and letailed section on	0100		0 cnfg_digital_fred 0 cnfg_digital_fred y/48. y/16. y/12. y/8. y/6. y/4. y/48. y/16. y/16.	



FINAL

DATASHEET

# Address (hex): 62

Register Name	cnfg_output_freq (Output O1)	uency	Description	(R/W) Register to configure and enable the frequencies available on Output 01.		Default Value	1000 0000
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	output_1	freq_01					
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	APLL2. These are	of the frequenci e frequencies of to configured in Re e detail see the d	es available are the APLL1 and the eg. 64 and letailed section on	0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 1011 1100 1101 1111	Output disabled 2 kHz. 8 kHz. APLL1 frequency Digital1 (Reg. 39 APLL1 frequency APLL1 frequency APLL1 frequency APLL1 frequency APLL1 frequency APLL2 frequency	y/2. 9 cnfg_digital_free y. y/16. y/12. y/8. y/6. y/4. y/48. y/16. y/16.	quencies).
[3:0]	Not used.			-	-		

Register Name	cnfg_output_fred (MFrSync/FrSynd		Description	enable the free	to configure and quencies available Sync and FrSync.	Default Value	1100 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MFrSync_en	FrSync_en						
Bit No.	Description			Bit Value	Value Description	on	
7	MFrSync_en			0	Output MFrSync	disabled.	
	Register bit to en (MFrSync).	nable the 2 kHz S	Sync output	1	Output MFrSync	enabled.	
6	FrSync_en			0	Output FrSync d	isabled.	
	Register bit to en (FrSync).	nable the 8 kHz \$	Sync output	1	Output FrSync e	nabled.	
[5:0]	Not used.			-	-		



FINAL

DATASHEET

### Address (hex): 64

Register Name	cnfg_DPLL2_fred	quency	Description	(R/W) Register DPLL2 Frequer		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					DPLL2_frequency				
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[2:0]	DPLL2_frequenc	y		000	DPLL2 squelche	ed (clock off).			
			ncy of operation of will also affect the	001	77.76 MHz (OC APLL2 frequence	-N rates), cy = 311.04 MHz.			
	frequency of the	APLL2 which, ir	n turn, affects the	010		equency = 98.304	1 MHz.		
	frequencies avail	lable at outputs	01 and 02 see	011	16E1, APLL2 fre	equency = 131.07	72 MHz.		
	Reg. 61 - Reg. 63	3. It is also poss	sible to not use	100		frequency = 148.2			
	•		to run directly from	101		frequency = 98.8			
	DPLL1 output, se	O		110		uency = 274.944			
	•	e APLL2 then Di e APLL2 input is	frequencies are PLL2 should not be s squelched and the	111	DS3, APLL2 free	quency = 178.94	4 MHz.		

Register Name	cnfg_DPLL1_frequency			. , ,	(R/W) Register to configure DPLL1 and several other parameters.		0000 0001	
Bit 7	Bit 6 Bit		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_freq_to_APLL2 DPLL1_E1/DS1				DPLL1_frequency			
Bit No.	Description			Bit Value	Value Description			
7	SEC Inputs. Refe	ntrol the feature phase offset be DPLL1 and eith r to the Section		0 1	DPLL2 disable	2 normal operation d, DPLL2 phase de e between selected 2 input.	tector used to	
6	APLL2_for_DPLL Register bit to se input from DPLL2 then the frequen DPLL1_freq_to_A	lect whether the 2 or DPLL1. If DF cy is controlled	PLL1 is selected	0		s input from DPLL2 s input from DPLL1		



FINAL

DATASHEET

Address (hex): 65 (cont...)

Register Name	cnfg_DPLL1_frequency		Description	(R/W) Register DPLL1 and sev parameters.	_	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/DS1	DPLL1_fi	req_to_APLL2		DPLL1_frequency			
Bit No.	Description Bit Value Value Description					on		
[5:4]	DPLL1_freq_to_A Register to select which is driven to APLL2_for_DPLL	the frequency/ the APLL2 whe	mode of DPLL1 n selected by Bit 6,	00 01 10 11	12E1, APLL2 frequency = 98.304 MHz. 16E1, APLL2 frequency = 131.072 MHz. 24DS1, APLL2 frequency = 148.224 MHz. 16DS1, APLL2 frequency = 98.816 MHz.			
3	Not used.			-	-			
[2:0]	-	ure the frequer	cy of operation of	000	77.76 MHz, digital feedback, APLL1 frequency = 311.04 MHz.			
	available at outpu	_	ets the frequencies see Reg. 61 -	001	77.76 MHz, analog feedback, (via APLL3) APLL1 frequency = 311.04 MHz.			
	Reg. 63.			010 011		equency = 98.304 equency = 131.07		
				100		frequency = 148.2		
				101	·	frequency = 98.81		
				110	,			
				111	Not used.			
						e only selection the All other selections		

Register Name	ster Name cnfg_DPLL2_bw		Description	(R/W) Register bandwidth of D	to configure the PLL2.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL2_	_bandwidth
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL2_bandwidth Register to configur	e the bandwic	Ith of DPLL2.	00 01 10 11	DPLL2 18 Hz ba DPLL2 35 Hz ba DPLL2 70 Hz ba Not used.	andwidth.	



## Address (hex): 67

Register Name	cnfg_DPLL1_loca	ked_bw	Description  Bit 4	. , ,	to configure the PLL1, when phase put.	Default Value	0001 0000
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
						DPLL1_lock	ked_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	locked to an inpu	gure the bandw ut reference. Re er this bandwid	idth of DPLL1 when eg. 3B Bit 7 is used th is used all of the o when phase	11 00 01 10	DPLL1, 35 Hz lo	ocked bandwidth. ocked bandwidth. ocked bandwidth.	

Register Name	cnfg_DPLL1_acq_bw		Description  Bit 4	. , ,	to configure the PLL1, when not o an input.	Default Value	0001 0001
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
						DPLL1_acquisit	ion_bandwidth
Bit No.	Description			Bit Value	Value Descripti	on	
[7:4]	Not used.			-	-		
[3:0]	DPLL1_acquisition_b Register to configure acquiring phase lock Bit 7 is used to contro not used or automatic phase locked.	reference. Reg. 3B his bandwidth is	11 00 01 10	DPLL1, 35 Hz a	cquisition bandwi cquisition bandwi cquisition bandwi	dth.	



FINAL

DATASHEET

## Address (hex): 6A

Register Name	cnfg_DPLL2_dam	ping	Description	damping factor	to configure the of DPLL2, along f Phase Detector 2 s.	Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	DPLL	2_PD2_gain_a	log_8k			DPLL2_damping	
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		
[6:4]	when locking to a analog feedback r	I the gain of the reference of 8 mode. This sett lection is enabl		-		e Phase Detector 2 ce in analog feed	_
3	Not used.			-	-		
[2:0]	The bit values cor	respond to diffe			Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:
	factors, depending	g on the bandw	ridth selected.	001	1.2	1.2	1.2
	The Gain Peak for Value Description		actors given in the	010	2.5	2.5	2.5
	7 d. do 2 000 11 p. do 11	(1.8.1.) 4.10 14.00		011	5	5	5
	Damping Factor		Gain Peak	100	5	10	10
	1.2 2.5 5 10 20		0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	101	5	10	20

Register Name	cnfg_DPLL1_damping		Description	(R/W) Register to configure the damping factor of DPLL1, along with the gain of the Phase Detector 2 in some modes.		Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPLI	_1_PD2_gain_a	alog_8k			DPLL1_dampin	g
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		



FINAL

DATASHEET

# Address (hex): 6B (cont...)

Register Name	cnfg_DPLL1_damping	§ De:	scription	(R/W) Register damping factor with the gain of Detector 2 in s	Default Value	0001 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	DPLL1_P	k						
Bit No.	Description			Bit Value	Value Description			
[6:4]	DPLL1_PD2_gain_alo Register to control the when locking to a refe analog feedback mod automatic gain selecti cnfg_DPLL1_PD2_gain	e gain of the Phas erence of 8 kHz of e. This setting is on is enabled in F	r less in only used if	-		e Phase Detector 2 nce in analog feedl	•	
3	Not used.			-	-			
[2:0]	DPLL1_damping Register to configure to the bit values correspondent.	ond to different o	damping		Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:	
	factors, depending on	the bandwidth s	elected.	001	1.2	1.2	1.2	
	The Gain Peak for the Value Description (right		_	010	2.5	2.5	2.5	
		cabulated in the description for Reg. 6A.		011	5	5	5	
				100	5	10	10	
				101	5	10	20	

Register Name	cnfg_DPLL2_PD	2_gain	Description	. , ,	to configure the Detector 2 in some L2.	Default Value	1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPLL2_PD2_ gain_enable	Di	PLL2_PD2_gain	_alog		DPLL2_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Description	on		
7	DPLL2_PD2_gai	in_enable		0 1	DPLL2 Phase De	I according to the k mode ck mode	bled and choice of	



FINAL

DATASHEET

# Address (hex): 6C (cont...)

Register Name	cnfg_DPLL2_PD2_£	gain	Description		to configure the Detector 2 in some L2.	Default Value	1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
DPLL2_PD2_ gain_enable	DPLL	.2_PD2_gain_a	alog		DPLL2_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Description				
[6:4]	DPLL2_PD2_gain_alog Register to control the gain of Phase Detector 2 when locking to a reference, higher than 8 kHz, in analog feedback mode. This setting is not used if automatic gain selection is disabled in Bit 7, DPLL2_PD2_gain_enable.			-	Gain value of Phase Detector 2 when locking high frequency reference in analog feedback				
3	Not used.			-	-				
[2:0]	DPLL2_PD2_gain_c Register to control t when locking to a re mode. This setting i selection is disabled DPLL2_PD2_gain_e	the gain of Pha eference in dig s always used d in Bit 7,	ital feedback	-		ase Detector 2 w tal feedback mod	hen locking to any de.		

Register Name	cnfg_DPLL1_PD	2_gain	Description	. , ,	to configure the Detector 2 in some L1.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL1_PD2_ gain_enable	Di	PLL1_PD2_gain	_alog		D	ligital	
Bit No.	Description			Bit Value	Value Descripti	on	
7	DPLL1_PD2_gai	n_enable		0	DPLL2 Phase D	etector 2 not used	d.
				1		d according to the ck mode ck mode	bled and choice of locking mode:



FINAL

DATASHEET

# Address (hex): 6D (cont...)

Register Name	cnfg_DPLL1_PD2_gain  Bit 6 Bit 5		Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for DPLL1.		Default Value	1100 0010	
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPLL1_PD2_ gain_enable					DPLL1_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Description	n		
[6:4]	DPLL1_PD2_gain Register to control when locking to a analog feedback automatic gain se DPLL1_PD2_gain	ol the gain of Ph reference, high mode. This sett election is disab	ner than 8 kHz, in ing is not used if	-		ase Detector 2 w eference in anald	hen locking to a og feedback mode.	
3	Not used.			-	-			
[2:0]	DPLL1_PD2_gain Register to contro when locking to a mode. Automatic (Bit 7, DPLL1_PD DPLL1_PD2_gain	ol the gain of Ph reference in di gain selection r 2_gain_enable	gital feedback must be enabled ), for	-		ase Detector 2 w tal feedback mod	hen locking to any le.	

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0 offset control re		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			phase_offs	set_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[ Register forming part		e offset control.	-	See Reg. 71, c details.	nfg_phase_offset[]	15:8] for more



FINAL

DATASHEET

Register Name	egister Name cnfg_phase_offset [15:8]		e_offset Description		8] of the phase egister.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming part the phase offset regis is locked to an input, internal signals becoorder to avoid this, th "ramped" to the new only ever adjusted withen this is not neces "ramping" can be disc	t of the phasester is written then it is poome out of syme phase offs value. If the hen the devices ary, and the babled, see Red and has note that the second of the phase of	to when the DPLL ssible that some nchronisation. In et is automatically phase offset is ce is in Holdover, is automatic eg. 7C,		the contents of This value is a number. The value is a number. The value is a number. The value of the picoseconds.  The phase offs "traditional" de represents a frinternal 77.76 represented m value of the reinternal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be covalue of 1024 produce a comoutput clock.  NoteThe exactlock is determined in Locked in the locked to in	the period, and he decreased by 1 ppr into the phase offs plete inversion of the ct period of the into the by the curren	se_offset[7:0]. nent signed 6.279 represents ffset in  control to a per 6.279 actually the period of an n, therefore, be ollows. Each bit ne period of the by 2 <sup>11</sup> . If to a reference espect to a perfect ence the phase n. Programming a et register will the 77.76 MHz  cernal 77.76 MHz  depends on that of r Free-run it



FINAL

DATASHEET

Address (hex): 72

Register Name	cnfg_PBO_phase	e_offset	Description	(R/W) Register time error of Ph events.	to offset the mean nase Build-out	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				PBO_pi	hase_offset		
Bit No.	Description			Bit Value	Value Description	n	
[7:6]	Not used.			-	-		
[5:0]	mean error over designed to be z	se Build-out evertainty of up to 5 to a phase hit of a large number ero. This registed offset into eaclect of moving the	ons introduced on the output. The of events is or can be used to on PBO event. This	-	number. The val programmed off than +1.4 ns or	ue multiplied by (	ds. Values greater should NOT be

Register Name	cnfg_phase_loss	s_fine_limit	Description  Bit 4	(R/W) Register to configure some <b>Default Value</b> 1010 0010 of the parameters of the DPLL phase detectors.				
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0	
fine_limit_en	noact_ph_loss	narrow_en			ph	nase_loss_fine_l	imit	
Bit No.	Description			Bit Value	Value Description			
7	determined by the	disabled, phase ne other means v abled when mult Reg. 74,		0	Phase loss indication only triggered by other mea Phase loss triggered when phase error exceeds t limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].			
6	and will phase lowhen a source by giving tolerance indicated, then finstigated (±360).	y, when the DPLL is not consider phock to the neares becomes available to missing cycles requency and pholocking). This boo indicate phase	detects this nase lock to be lost t edge (±180°) e again, hence s. If phase loss is	0 1	No activity on refe indication. No activity trigger		trigger phase lost ication.	



FINAL

DATASHEET

# Address (hex): 73 (cont...)

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1010 0010 of the parameters of the DPLL phase detectors.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
fine_limit_en	noact_ph_loss	narrow_en			ph	ase_loss_fine_li	imit	
Bit No.	Description			Bit Value	Value Description	1		
5	narrow_en (test Set to 1 (default	,		0 1	Set to 1.			
[4:3]	Not used.			-	-			
[2:0]	the phase limit a lost or locked. The window size of a position of the inthe window limit indicates phase any time then pheromost cases in satisfactory. The to the value, so a lost of the process.	y Bit 7, this regis at which the devi- ne default value round ±90 - 180 nputs to the DPL for 1 - 2 second lock. If it is outsi- nase loss is immathe default value window size cha a value of 1 (001	L has to be within as before the device de the window for ediately indicated.	000 001 010 011 100 101 110 111	Do not use. Indica Small phase wind Recommended va ) ) ) Larger phase wi ) )	low for phase loo alue.	ck indication.	

Register Name	cnfg_phase_loss_coarse_limit			(R/W) Register to configure some				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			_coarse_limit			
Bit No.	Description			Bit Value	Bit Value Value Description			
7	whose range is of phase_loss_coar sets the limit in t	nable the coarse pletermined by rse_limit Bits [3:0 he number of inpulase can move by	]. This register ut clock cycles (UI)	0	detector. Phase loss trigge	riggered by the co ered when phase d in <i>pha</i> se_loss_	error exceeds the	



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss_coarse_limit Description		Description	·	to configure some ers of DPLL phase	Default Value	1000 0101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit		
Bit No.	Description			Bit Value	Value Description	n		
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke	and still do direct ney rate (up to 77 ector and phase l it enables the wi ows the device to ep track of, drifts The range of the register used for	7.76 MHz), a wide lock detector is de range phase be tolerant to, in input phase of phase detector is	0 1	Wide range phase detector off. Wide range phase detector on.			
5	multi_ph_resp Enables the phas detector to be us should also be se	sed in the DPLL a	lgorithm. Bit 6	0	DPLL phase dete However it will st position over ma	ill remember its	original phase	
	coarse phase detover many thous excellent jitter are enables that phat algorithm, so that a faster pull-in of the phase measu can give a slower frequencies, but overshoot.  Setting this bit in with a 19.44 MH	tector can measurands of input cycle and wander tolerar use result to be used to a large phase mission of the DPLL. If this arement is limited repull-in rate at his could also be used direct locking mission at 19.44 MHz, where the input	are and keep track eles, thus allowing nee. This bit sed in the DPLL reasurement gives bit is not set then d to ±360° which gher input ed to give less ode, for example we the same Iz input used with	1	DPLL phase dete phase detector r ±360° x 8191 UI	esult. It can now		
4	Not used.			-	-			



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1000 010 of the parameters of DPLL phase detectors.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 1	Bit O		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp		phase_loss_coarse_limit				
Bit No.	Description			Bit Value Value Description				
[3:0]	phase_loss_coal	_	t 0000 Input phase error tracked over					
	•	f the coarse phase	e loss detector	0001	Input phase error			
	and the coarse p		etward and the co	0010	Input phase error			
		a high frequency	•	0011	Input phase error			
		r than 0.5 UI is re		0100	Input phase error			
		figured to track p		0101 0110	Input phase error			
		c periods. This is p	•	0110	Input phase error			
	•	ndwidths. This reg er which the input	_	1000	Input phase error Input phase error			
	•	ets the range of the	•	1000	Input phase error			
		ich can be used w	•	1010	Input phase error			
	,	apture range capa		1010	Input phase error			
	•	ie is used by Bits	•	1100-1111	Input phase error			

Register Name	cnfg_ip_noise_w	vindow	Description	· , , •	to configure the function for low ts.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window_en							
Bit No.	Description			Bit Value	Value Descripti	on	
7	feature ensures outside the 5% w	nable a window of uency inputs (2, 4) that any edge cavindow where the dered within the lase hit when a lo	4 and 8 kHz). This rused by noise e edge is expected DPLL. This reduces w-frequency			all edges for phas put edges outside	•
[6:0]	Not used.			-	-		



# ADVANCED COMMUNICATIONS FINAL

DATASHEET

## Address (hex): 77

Register Name	sts_current_phase [7:0]		Description	(RO) Bits [7:0] of the current phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Descript	tion	
[7:0]	current_phase Bits [7:0] of the curre sts_current_phase [2]		•	-	See Reg. 78 st	s_current_phase [	15:8] for details.

#### Address (hex): 78

Register Name sts_current_phase [15:8]  Bit 7 Bit 6 Bit 5			Description	(RO) Bits [15:8] of the current phase register.		Default Value	0000 0000
		Bit 5	Bit 4	Bit 4 Bit 3 Bit 2		Bit 1	Bit 0
			current_	_phase[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	current_phase Bits [15:8] of the cur register is used to re detector of either DP Reg. 4B Bit 4 DPLL2 averaged in the phas available.	ad either froi LL1 or DPLL: _DPLL1_sele	m the phase 2, according to ect. The value is	- e	with the value This 16-bit valu integer. The va averaged value	is register should be in Reg. 77 sts_curnule is a 2's compler lue multiplied by 0 e of the current phaseasured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

Register Name	cnfg_phase_ala	rm_timeout	Description	(RO) Register to configure how long before a phase alarm is raised on an input.		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				timeout_value (in	two-second interv	rals)	
Bit No.	Description			Bit Value	Value Descript	lon	
[7:6]	Not used.			-	-		



Address (hex): 79 (cont...)

Register Name	cnfg_phase_alar	long before		(RO) Register to long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				timeout_value (in	two-second interv	rals)	
Bit No.	Description			Bit Value	Value Descript	ion	
[5:0]	DPLL1 is attemp been rejected du to measure whet no longer selecte	oting to lock to it ue to a phase ala ther it is good a ed by the DPLL. n until reset by s d, as selected ir	d on an input when an input has arm, there is no way gain, because it is The phase alarms software, or timeour n Reg. 34 Bit 6,	/	time before a p input. The valu seconds. This t controlling stat Pre-locked2 or	phase alarm will be e multiplied by 2 g ime value is the ti e machine will spe	ives the time in me that the and in Pre-locked, before setting the

Register Name	cnfg_sync_pulses <b>Description</b>		Sync outputs av	Sync and select he 2 kHz and	Default Value 0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Blt 2	Bit 1	Bit 0	
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse	
Bit No.	Description			Bit Value	Value Description	on		
7	2k_8k_from_DPLL2 Register to select th the 2 kHz and 8 kHz 02.	ne source (DPL	· ·	0	2/8 kHz on O1 and O2 generated from DPLL1. 2/8 kHz on O1 and O2 generated from DPLL2.			
[6:4]	Not used.			-	-			
3	8k_invert Register bit to inver	t the 8 kHz ou	tput from FrSync.	0 1	8 kHz FrSync output not inverted. 8 kHz FrSync output inverted.			
2	8k_pulse Register bit to enable the 8 kHz output from FrSync to be either pulsed or 50:50 duty cycle. Output 02 must be enabled to use "pulsed output" mode on the FrSync output, and then the pulse width on the FrSync output will be equal to the period of the output programmed on 02.			0	8 kHz FrSync output not pulsed. 8 kHz FrSync output pulsed.			



FINAL

DATASHEET

# Address (hex): 7A (cont...)

Register Name	cnfg_sync_pulses <b>Description</b>			Sync outputs a FrSync and MF the source for t	rSync and select	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descripti	ion	
1	2k_invert Register bit to invert the 2 kHz output from MFrSync.			0 1	•	output not inverte output inverted.	d.
0	2k_pulse Register bit to enable the 2 kHz output from MFrSync to be either pulsed or 50:50 duty cycle. Output O2 must be enabled to use "pulsed output" mode on the MFrSync output, and then the pulse width on the MFrSync output will be equal to the period of the output programmed on O2.			0	2 kHz MFrSync 2 kHz MFrSync	output not pulsed output pulsed.	

Register Name	cnfg_sync_phase		Description	behaviour of th	to configure the e synchronisation frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_pha	ase_SYNC3	Sync_ph	nase_SYNC2	Sync_ph	ase_SYNC1
Bit No.	Description			Bit Value	Value Description	on	
7	Indep_FrSync/MrS This allows the opti alignment of FrSyn- synchronisation fro whether to not mai so not disturb any o	ion of either ma c and other clo om the selected ntain alignmen	ck outputs during I Sync input, or t to all clocks and	0	other output clo	cks.	ways aligned with



FINAL

DATASHEET

# Address (hex): 7B (cont...)

Register Name	Register Name cnfg_sync_phase		Description		to configure the e synchronisation I frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Indep_FrSync/ MFrSync	Sync_OC-N_ Sync_phase_SYNC3 rates		Sync_pl	nase_SYNC2	Sync_ph	ase_SYNC1	
Bit No.	Description			Bit Value	Value Description	n	
6	Sync_OC-N_rates This allows the se the OC-3 derived of alignment betwee clocks and allow a selected Sync inpu 38.88MHz.	clocks in order to n the FrSync out finer sampling	o maintain Eput and output precision of the	0	The OC-N rate clocks are not affected by the selected Sync input. The selected Sync input is sampled with a 6.48 MHz precision. 6.48MHz should be provided as the input reference clock. Allows the selected Sync input to operate with a 19.44 MHz or 38.88 MHz input clock reference. Input sampling and output alignment to 19.44 MH is used when the current clock input is 19.44 MH otherwise 38.88 MHz sampling precision is used.		
[5:4]	Sync_phase_SYNO Register to control input. Nominally the aligned with the fa The margin is ±0.9	the sampling of ne falling edge o alling edge of the	of the input is e reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[3:2]	Sync_phase_SYNG Register to control input. Nominally the aligned with the fa The margin is ±0.5	the sampling of ne falling edge o alling edge of the	of the input is e reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[1:0]	Sync_phase_SYNG Register to control input. Nominally the aligned with the fa The margin is ±0.5	the sampling of ne falling edge o alling edge of the	f the input is reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		



FINAL

DATASHEET

## Address (hex): 7C

Register Name	cnfg_sync_monitor		Description	external Sync in also has a bit to	to configure the nput monitor. It o control the phase ic ramping feature.	Default Value	0010 1011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit O	
ph_offset_ramp	Sy	nc_monitor_lim	it					
Bit No.	Description			Bit Value	Value Descriptio	n		
7	ph_offset_ramp Register bit to force calibration routine.	-		0	Phase offset automatically ramped on from old value to new value when there is a change in Re 70 or 71.			
	Cnfg_Phase_Offset device into Holdove phase offset to zer and feedback divid to the current value turns Holdover off. outside with no visi offset.	t. The calibration or while it internation, then resets a ers, then ramps or from Regs 70 The routine is t	n routine puts the ally ramps the II internal output the phase offset and 71, and then ransparent to the	1	Start phase offse routine.	et internal phase	offset calibration	
[6:4]	Sync_monitor_limit			000	Sync alarm raise	•		
	An alternative to al	•		001	Sync alarm raise	•		
	synchronize the ou	•	•	010	Sync alarm raise			
	block to alarm whe		•	011 100	Sync alarm raise Sync alarm raise	•		
	input clock cycles.	•		101	Sync alarm raise	•		
	UI of the selected S	_		110	Sync alarm raise	•		
	occur within this lir raised, see Reg. 09	nit, then Sync a	•	111	Sync alarm raise	•		
[3:0]	Not used.			-	-			

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt outpu	· ·	Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:3]	Not used.			-	-		



FINAL

DATASHEET

# Address (hex): 7D (cont...)

Register Name	eglster Name cnfg_interrupt		Description	(R/W) Register to configure interrupt output.		Default Value	0000 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity		
Bit No.	Description			Bit Value	Value Description				
2	Interrupt GPO_en (Interrupt General output pin is not re allow the pin to be output. The pin will polarity control bit,	equired, then so used as a gen I be driven to t	etting this bit will eral purpose	0 1	•	ut pin used for inter ut pin used for GPO	•		
1	Interrupt tristate_en The interrupt can be configured to be either connected directly to a processor, or wired together with other sources.			0 1	Interrupt pin always driven when inactive. Interrupt pin only driven when active, high-impedance when inactive.				
0	Interrupt int_polari The interrupt pin ca High or Low.	•	ed to be active	0	interrupt.	in driven <i>Low</i> to ind			

Register Name	cnfg_protection		Description	(R/W) Protection register to protect against erroneous software writes.		Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2		Bit 1	Bit O
			protecti	on_value			
Bit No.	Description			Bit Value	Value Description	1	
[7:0]	protection_value This register can be software writes a specific s			0000 0000 - 1000 0100	Protected mode.		
	before being able to device. Three mode	o modify any ot	her register in the	1000 0101	Fully unprotected		
	(i) protected, (ii) fully unprotected	d,		1000 0110	Single unprotecte	ed.	
	(iii) single unprotect When protected, no be written to. When register in the devic unprotected, only o the device automat NoteThis register	o other register n fully unprotec ce can be writte ne register can cically re-protec	ted, any writeable en to. When single be written before ets itself.	1000 0111 - 1111 1111	Protected mode.		

FINAL

**DATASHEET** 

# Electrical Specifications

#### **JTAG**

The JTAG connections on the ACS8525 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE  $1149.1^{[4]}$ , with the following minor exceptions, and the user should refer to the standard for further information.

- The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- In common with some other manufacturers, pin TRST is internally pulled Low to disable JTAG by default. The standard is to pull High. The polarity of TRST is as the standard: TRST High to enable JTAG boundary scan mode, TRST Low for normal operation.

The JTAG timing diagram is shown in Figure 12.

#### **Over-voltage Protection**

The ACS8525 may require Over-voltage Protection on input reference clock ports according to ITU recommendation K.41<sup>[10]</sup>. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

#### **ESD Protection**

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

#### **Latchup Protection**

This device is protected against latchup for input current pulses of magnitude up to at least  $\pm 100$  mA to JEDEC Standard No. 78 August 1997.

Figure 12 JTAG Timing




Table 16 JTAG Timing (for use with Figure 12)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t <sub>CYC</sub>	50	-	-	ns
TMS/TDI to TCK rising edge time	t <sub>SUR</sub>	3	-	-	ns
TCK rising to TMS/TDI hold time	t <sub>HT</sub>	23	-	-	ns
TCK falling to TDO valid	t <sub>DOD</sub>	-	-	5	ns

**FINAL** 

**DATASHEET** 

# **Maximum Ratings**

Important Note: The Absolute Maximum Ratings, Table 17, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 17 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	$V_{DD}$	-0.5	3.6	V
Input Voltage (non-supply pins)	V <sub>IN</sub>	-	5.5	V
Output Voltage (non-supply pins)	V <sub>OUT</sub>	-	5.5	V
Ambient Operating Temperature Range	T <sub>A</sub>	-40	+85	°C
Storage Temperature	T <sub>STOR</sub>	-50	+150	°С

## **Operating Conditions**

**Table 18 Operating Conditions** 

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIF	$V_{DD}$	3.0	3.3	3.6	V
Power Supply (dc voltage) VDD5V	$V_{DD5V}$	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T <sub>A</sub>	-40	-	+85	οС
Supply Current (Typical - one 19 MHz output)	I <sub>DD</sub>		110	200	mA
Total Power Dissipation	P <sub>TOT</sub>		360	720	mW

#### **DC Characteristics**

#### Table 19 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Input Current	I <sub>IN</sub>	-	-	10	μΑ



#### **FINAL**

**DATASHEET** 

#### Table 20 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I <sub>IN</sub>	-	-	120	μΑ

#### Table 21 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	$V_{IH}$	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I <sub>IN</sub>	-	-	120	μΑ

#### Table 22 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4mA)$	$V_{OL}$	0	-	0.4	V
V <sub>OUT</sub> High (I <sub>OL</sub> = 4mA)	V <sub>OH</sub>	2.4	-	-	V
Drive Current	ID	-	-	4	mA

#### Table 23 DC Characteristics: PECL Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input Low Voltage Differential Inputs (Note ii)	V <sub>ILPECL</sub>	V <sub>DD</sub> -2.5	-	V <sub>DD</sub> -0.5	V
PECL Input <i>High</i> Voltage Differential Inputs (Note ii)	V <sub>IHPECL</sub>	V <sub>DD</sub> -2.4	-	V <sub>DD</sub> -0.4	V
Input Differential Voltage	V <sub>IDPECL</sub>	0.1	-	1.4	V



#### **FINAL**

**DATASHEET** 

#### Table 23 DC Characteristics: PECL Input/Output Port (cont...)


Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input Low Voltage Single-ended Input (Note iii)	V <sub>ILPECL_S</sub>	V <sub>DD</sub> -2.4	-	V <sub>DD</sub> -1.5	V
PECL Input <i>High</i> Voltage Single-ended Input (Note iii)	V <sub>ILPECL_S</sub>	V <sub>DD</sub> -1.3	-	V <sub>DD</sub> -0.5	V
Input <i>High</i> Current Input Differential Voltage V <sub>ID</sub> = 1.4V	I <sub>IHPECL</sub>	-10	-	+10	μΑ
Input Low Current Input Differential Voltage V <sub>ID</sub> = 1.4V	I <sub>ILPECL</sub>	-10	-	+10	μΑ
PECL Output Low Voltage (Note iv)	V <sub>OLPECL</sub>	V <sub>DD</sub> -2.10	-	V <sub>DD</sub> -1.62	V
PECL Output High Voltage (Note iv)	V <sub>OHPECL</sub>	V <sub>DD</sub> -1.25	-	V <sub>DD</sub> -0.88	V
PECL Output Differential Voltage (Note iv)	V <sub>ODPECL</sub>	580	-	900	mV

Notes: (i) Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to  $V_{DD}$  and GND respectively.

- (ii) Assuming a differential input voltage of at least 100 mV.
- (iii) Unused differential input terminated to  $V_{DD}$  1.4 V.
- (iv) With 50  $\Omega$  load on each pin to  $V_{DD}$  2 V, i.e. 82  $\Omega$  to GND and 130  $\Omega$  to  $V_{DD}$ .

Figure 13 Recommended Line Termination for PECL Input/Output Ports





### FINAL

**DATASHEET** 


#### Table 24 DC Characteristics: LVDS Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Input Voltage Range Differential Input Voltage = 100 mV	V <sub>VRLVDS</sub>	0	-	2.40	V
LVDS Differential Input Threshold	V <sub>DITH</sub>	-100	-	+100	mV
LVDS Input Differential Voltage	V <sub>IDLVTSDS</sub>	0.1	-	1.4	V
LVDS Input Termination Resistance Must be placed externally across the LVDS $\pm$ input pins of ACS8525. Resistor should be 100 $\Omega$ with 5% tolerance	R <sub>TERM</sub>	95	100	105	Ω
LVDS Output <i>High</i> Voltage (Note (i))	V <sub>OHLVDS</sub>	-	-	1.585	V
LVDS Output Low Voltage (Note (i))	V <sub>OLLVDS</sub>	0.885	-	-	V
LVDS Differential Output Voltage	V <sub>ODLVDS</sub>	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V <sub>DOSLVDS</sub>	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V <sub>OSLVDS</sub>	1.125	-	1.275	V

Notes: (i) With 100  $\Omega$  load between the differential outputs.

Figure 14 Recommended Line Termination for LVDS Input/Output Ports





**FINAL** 

DATASHEET

#### **Jitter Performance**

Output jitter generation measured over 60 second interval, UI pk-pk max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input

Test Definition		Jitter Spec	ACS8525 Jitter
Specification	Filter	UI	UI (TYP)
G813 <sup>[8]</sup> for 155 MHz o/p option 1	65 kHz - 1.3 MHz	0.1 pk-pk	0.073 pk-pk
G813 <sup>[8]</sup> & G812 <sup>[7]</sup> for 2.048 MHz option 1	20 Hz - 100 kHz	0.05 pk-pk	0.012 pk-pk
G813 <sup>[8]</sup> for 155 MHz o/p option 2	12 kHz - 1.3 MHz	0.1 pk-pk	0.069 pk-pk
G812 <sup>[7]</sup> for 1.544 MHz o/p	10 Hz - 40 kHz	0.05 pk-pk	0.011 pk-pk
G812 <sup>[7]</sup> for 155 MHz electrical	500 Hz - 1.3 MHz	0.5 pk-pk	0.083 pk-pk
G812 <sup>[7]</sup> for 155 MHz electrical	65 kHz - 1.3 MHz	0.075 pk-pk	0.073pk-pk
ETS-300-462-3 <sup>[2]</sup> for 2.048 MHz SEC o/p	20 Hz - 100 kHz	0.5 pk-pk	0.012 pk-pk
ETS-300-462-3 <sup>[2]</sup> for 2.048 MHz SEC o/p	49 Hz - 100 kHz	0.2 pk-pk	0.012 pk-pk
ETS-300-462-3 <sup>[2]</sup> for 2.048 MHz SSU o/p	20 Hz - 100 kHz	0.05 pk-pk	0.012 pk-pk
ETS-300-462-5 <sup>[3]</sup> for 155 MHz o/p	500 Hz - 1.3 MHz	0.5 pk-pk	0.083 pk-pk
ETS-300-462-5 <sup>[3]</sup> for 155 MHz o/p	65 kHz - 1.3 MHz	0.1 pk-pk	0.073 pk-pk
GR-253-CORE <sup>[11]</sup> net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	1.5 pk-pk	0.038 pk-pk
GR-253-CORE <sup>[11]</sup> net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	0.15 pk-pk	0.019 pk-pk
GR-253-CORE <sup>[11]</sup> net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	1.5 pk-pk	0.083 pk-pk
GR-253-CORE <sup>[11]</sup> net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	0.15 pk-pk	0.073 pk-pk
GR-253-CORE <sup>[11]</sup> cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	0.1 pk-pk	0.069 pk-pk
		0.01 rms	0.009 rms
GR-253-CORE <sup>[11]</sup> cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	0.1 pk-pk	0.008 pk-pk
		0.01 rms	0.004 rms
GR-253-CORE <sup>[11]</sup> DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	0.1 pk-pk	0.001 pk-pk
		0.01 rms	<0.001 rms
AT&T 62411 <sup>[1]</sup> for 1.544 MHz	10 Hz - 8 kHz	0.02 rms	<0.001 rms
AT&T 62411 <sup>[1]</sup> for 1.544 MHz	8 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 <sup>[1]</sup> for 1.544 MHz	10 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 <sup>[1]</sup> for 1.544 MHz	Broadband	0.05 rms	<0.001 rms
G-742 <sup>[6]</sup> for 2.048 MHz	DC - 100 kHz	0.25 rms	0.012 rms
G-742 <sup>[6]</sup> for 2.048 MHz	18 kHz - 100 kHz	0.05 pk-pk	0.012 pk-pk
G-736 <sup>[5]</sup> for 2.048 MHz	20 Hz - 100 kHz	0.05 pk-pk	0.012 pk-pk



### **FINAL**

# **DATASHEET**

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input (cont...)

Test Definition	Test Definition						
Specification	Filter	UI	UI (TYP)				
GR-499-CORE <sup>[12]</sup> & G824 <sup>[9]</sup> for 1.544 MHz	10 Hz - 40kHz	5.0 pk-pk	0.001 pk-pk				
GR-499-CORE <sup>[12]</sup> & G824 <sup>[9]</sup> for 1.544 MHz	8 kHz - 40kHz	0.1 pk-pk	0.001 pk-pk				
GR-1244-CORE <sup>[13]</sup> for 1.544 MHz	> 10 Hz	0.05 pk-pk	0.001 pk-pk				

Note...This table is only for comparing the ACS8525 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.




### FINAL

### **DATASHEET**

## **Input/Output Timing**

Figure 15 Input/Output Timing with Phase Build-out Off (Typical Conditions)




**FINAL** 

**DATASHEET** 

## Package Information

#### Figure 16 LQFP Package



Notes

The top package body may be smaller than the bottom package body by as much as 0.15 mm.

To be determined at seating plane.

Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Details of pin 1 identifier are optional but will be located within the zone indicated.

Exact shape of corners can vary.

 $\triangle$  A1 is defined as the distance from the seating plane to the lowest point of the package body.

These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

8 Shows plating.

Table 26 64 Pin LQFP Package Dimension Data (for use with Figure 16)

Dimensions in mm	D/E	D1/ E1	A	<b>A1</b>	A2	e	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	<b>b1</b>	С	<b>c1</b>
Min.	-	-	1.40	0.05	1.35	-	11º	11º	0°	0°	0.08	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	12.00	10.00	1.50	0.10	1.40	0.50	12º	12º	-	3.5°	-	1	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	-	13°	13°	-	7º	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16




**FINAL** 

**DATASHEET** 

#### **Thermal Conditions**

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 17 Typical 64-Pin LQFP Package Landing Pattern



Notes: (i) Solderable to this limit.


- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.

**FINAL** 

DATASHEET

### **Application Information**

Figure 18 Simplified Application Schematic



F8525D031SimpleApp\_0



#### Abbreviations References **APLL** Analogue Phase Locked Loop [1] AT & T 62411 (12/1990) ACCUNET® T1.5 Service description and Interface **BITS Building Integrated Timing Supply** Specification **DFS** Digital Frequency Synthesis [2] ETSI ETS 300 462-3, (01/1997) **DPLL** Digital Phase Locked Loop Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 3: The 1544 kbit/s interface rate DS1 control of jitter and wander within synchronization DTO Discrete Time Oscillator networks F1 2048 kbit/s interface rate [3] ETSI ETS 300 462-5 (09/1996) 1/0 Input - Output Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 5: Timing **LQFP** Low profile Quad Flat Pack characteristics of slave clocks suitable for operation in **LVDS** Low Voltage Differential Signal Synchronous Digital Hierarchy (SDH) equipment MTIE Maximum Time Interval Error [4] IEEE 1149.1 (1990) Standard Test Access Port and Boundary-Scan PB0 Phase Build-out Architecture Phase Detector 2 PD2 [5] ITU-T G.736 (03/1993) **PECL** Positive Emitter Coupled Logic Characteristics of a synchronous digital multiplex **PFD** Phase and Frequency Detector equipment operating at 2048 kbit/s PLL Phase Locked Loop [6] ITU-T G.742 (1988) Second order digital multiplex equipment operating at POR Power-On Reset 8448 kbit/s, and using positive justification parts per billion ppb [7] ITU-T G.812 (06/1998) parts per million ppm Timing requirements of slave clocks suitable for use as pk-pk peak-to-peak node clocks in synchronization networks R/W Read/Write [8] ITU-T G.813 (08/1996) Timing characteristics of SDH equipment slave clocks Read Only RO (SEC) root-mean-square rms [9] ITU-T G.824 (03/2000) SDH Synchronous Digital Hierarchy The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy SEC SDH/SONET Equipment Clock [10] ITU-T K.41 (05/1998) **SETS** Synchronous Equipment Timing source Resistibility of internal interfaces of telecommunication **SONET** Synchronous Optical Network centres to surge overvoltages SSU Synchronization Supply Unit [11] Telcordia GR-253-CORE, Issue 3 (09/2000) STM Synchronous Transport Module Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria **TDEV** Time Deviation [12] Telcordia GR-499-CORE, Issue 2 (12/1998) **TCXO** Temperature Compensated Crystal Transport Systems Generic Requirements (TSGR) Oscillator Common requirements UI Unit Interval [13] Telcordia GR-1244-CORE, Issue 2 (12/2000) XO Crystal Oscillator Clocks for the Synchronized Network: Common Generic

Criteria



**FINAL** 

**DATASHEET** 

### Trademark Acknowledgements

Notes

Semtech Corp. and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET® is a registered trademark of AT & T.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.



**FINAL** 

### **DATASHEET**

#### Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after

the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 3.00) of the ACS8525 datasheet. Changes made for this document revision are given in Table 27, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 27 Revision History

Revision	Reference	Description of changes
1.00/May 2002	All pages	First full release.
1.01/August 2002	See Rev 1.01	Minor release.
2.00/January 2003	All pages	Major revision with product at FINAL status.
3.00/September 2003	All Pages	Major revision. All pages reformatted. General update of cross-references.
	Reg. 09, 33, 38, 3C, 3D, 41, 6A, 6B and 71.	Register descriptions updated.
	Reg. 4D	New register inserted.
	Table 3 ,Table 11 , Table 14, Table 15, Table 20, Table 21, Figure 2 and Figure 15.	Tables and Figures updated.
	"Crystal Frequency Calibration" on page 32, "Input to Output Phase Adjustment" on page 20, "APLL2 Input Selection using MUX 2" on page 16, "Phase and Frequency Detectors" on page 18, "Locked Mode" on page 30, "Lost-phase Mode" on page 30, "Register Map" on page 38, "JTAG" on page 98, "Abbreviations" on page 109.	Sections updated.
	"Interrupts for Activity Monitors" on page 11 (text moved from "Register Map" on page 38) "ESD Protection" on page 98, "Latchup Protection" on page 98.	New Sections inserted.



#### **FINAL**

**DATASHEET** 

#### Ordering Information

#### Table 28 Parts List

Part Number	Description
ACS8525	Line Card Protection Switch for SONET/SDH Systems

#### **Disclaimers**

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

#### **Contacts**

For Additional Information, contact the following:

#### **Semtech Corporation Advanced Communications Products**

E-mail: sales@semtech.com acsupport@semtech.com

Internet: <a href="http://www.semtech.com">http://www.semtech.com</a>

USA: Mailing Address: P.O. Box 6097, Camarillo, CA 93011-6097

Street Address: 200 Flynn Road, Camarillo, CA 93012-8790

Tel: +1 805 498 2111. Fax: +1 805 498 3804

FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C.

Tel: +886 2 2748 3380 Fax: +886 2 2748 3390

EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way,

Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



