# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# Designer's Data Sheet

# SWITCHMODE II SERIES NPN SILICON POWER TRANSISTOR

The MJ13101 transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such 96.

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

30 ns Inductive Fall Time @ 25°C (Tvp) 50 ns Inductive Crossover Time @ 25°C (Typ) 900 ns Inductive Storage Time @ 25°C (Tvp)


Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



### MAXIMUM RATINGS

Rating	Symbol	MJ13101	Unit Vdc	
Collector-Emitter Voltage	VCEO	450		
Collector-Emitter Voltage	VCEV	750	Vdc	
Emitter Base Voltage	VEB	6.0	Vdc	
Collector Current — Continuous — Peak (1)	I <sub>C</sub> M	20 30	Adc	
Base Current — Continuous — Peak (1)	I <sub>B</sub>	10 15	Adc	
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above 25°C	PD	175 100 1.0	Watts W/°C	
Operating and Storage Junction Temperature Range	Tj, T <sub>stg</sub>	-65 to +200	°C	

THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>θ</sub> JC	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%

### 20 AMPERE


# NPN SILICON POWER TRANSISTOR

450 VOLTS 175 WATTS

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.





DIMERSIONS Q ARD Y ARE DATA

T IS SEATING PLAKE AND DATUM.
POSITIONAL TOLERANCE FOR
MOUNTING HOLE Q # | \$.13 (0 0C5) @ | T | V @ |

↑ \$13 (0.005) ⊕T V ⊕ 0 ⊕ DIMENSIONS AND TOLERANCES PER




2 EMITTER CASE COLLECTOR


CASE 1-05





# ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)


Characteristic		Symbol	Min	Тур	Max	Unit		
OFF CHARACTERI	STICS (1)							
	staining Voltage (Table 1)		VCEO(sus)		T T		Vdc	
(IC = 100 mA, IB =	0)		323,523,				ł	
		MJ13101		450			l	
Collector Cutoff Current			ICEV				mAdc	
(V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc) (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 100°C)			1	_	-	0.5		
		= 100°C)				2.5		
Collector Cutoff Curr			CER	_	-	3.0	mAdc	
	$r$ , $R_{BE} = 50 \Omega$ , $T_{C} = 100^{\circ}$ C	· · · · · · · · · · · · · · · · · · ·			ļ <u>.</u> .	<u></u>		
Emitter Cutoff Curre			lEBO	_	-	1.0	mAdc	
(VEB = 6.0 Vdc, IC	<del></del>				L	l		
SECOND BREAKD			· · · · · · · · · · · · · · · · · · ·					
	Collector Current with Bas		lS/b	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased		RBSOA	See Figure 13					
ON CHARACTERIS	TICS (1)							
DC Current Gain			hFE	8.0	T -	40	_	
(I <sub>C</sub> = 15 Adc, V <sub>CE</sub> =	3.0 Vdc		-				į	
Collector-Emitter Sat	uration Voltage		V <sub>CE(sat)</sub>				Vdc	
(IC = 15 Adc, IB = 3			,,	_	-	1.0		
(Ic = 20 Adc, IB = 4				_	-	3.0		
	.0 Adc, T <sub>C</sub> = 100°C)	·				2.0		
Base-Emitter Saturat			V <sub>BE(sat)</sub>				Vdc	
(IC = 15 Adc, IB = 3	.0 Adc) .0 Adc, T <sub>C</sub> = 100°C)		1 1	_	_	1.5		
			<u> </u>			1.5		
DYNAMIC CHARAC	CTERISTICS	<del></del>						
Output Capacitance	0.6 -1.03/15		Cob	_	_	450	ρF	
(V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> =								
SWITCHING CHAR								
Resistive Load (Tabl	a 1)							
Delay Time	V <sub>CC</sub> = 250 Vdc, I <sub>C</sub> = 15 A	dc.	td	_	0.02	0.05	μS	
rise illile	$l_{B1} = 2.0 \text{ Adc}, t_D = 30 \mu s$ ,	,	tr		0.13	0.50		
	Duty Cycle ≤2%, VBE(off)	= 5.0 Vdc)	ts		0.90	3.5		
an mile			14 <u></u>		0.10	0.50		
Inductive Load, Clan	nped (Table 1)							
Storage Time			t <sub>SV</sub>		1.25	4.0	μS	
	(I <sub>C(pk)</sub> = 15 A,	(T」= 100°C)	t <sub>c</sub>		0.15	0.50		
	I <sub>B1</sub> = 2.0 Adc,		tfi		0.13	0.40		
	V <sub>BE(off)</sub> = 5.0 Vdc,		tsv		0.90			
	V <sub>CE(pk)</sub> = 250 V)	(T」≃ 25°C)	tc		0.05			
Fall Time		I	t <sub>fi</sub>	_	0.03	_		

















TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE










FIGURE 8 - PEAK REVERSE CURRENT

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamo

try = Voltage Rise Time, 10-90% Volamo

te: = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

to = Crossover Time, 10% Volamp to 10% IC

An enlarged portion of the inductive switching waveforms


is shown in Figure 7 to aid in the visual identity of these


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:


In general, try + tfi = tc. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (tc and tsv) which are quaranteed at 100°C.


### INDUCTIVE SWITCHING














## SAFE OPERATING AREA INFORMATION

### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC—VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14

T<sub>J(pk)</sub> may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

