

Designer's Data Sheet

SWITCHMODE II SERIES
NPN SILICON POWER TRANSISTOR

The MJ13101 transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such as:


- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 30 ns Inductive Fall Time @ 25°C (Typ)
- 50 ns Inductive Crossover Time @ 25°C (Typ)
- 900 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:
 Reverse-Biased SOA with Inductive Loads
 Switching Times with Inductive Loads
 Saturation Voltages
 Leakage Currents




20 AMPERE

NPN SILICON
POWER TRANSISTOR

450 VOLTS
 175 WATTS

Designer's Data for
"Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ13101	Unit
Collector-Emitter Voltage	V _{CEO}	450	Vdc
Collector-Emitter Voltage	V _{CEV}	750	Vdc
Emitter Base Voltage	V _{EB}	6.0	Vdc
Collector Current — Continuous	I _C	20	A dc
— Peak (1)	I _{CM}	30	A dc
Base Current — Continuous	I _B	10	A dc
— Peak (1)	I _{BM}	15	A dc
Total Power Dissipation @ T _C = 25°C	P _D	175	Watts
Derate above 25°C		100	W/°C
		1.0	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%



- NOTES
 1. DIMENSIONS Q AND V ARE DATUMS
 2. □ IS STATING PLANE AND DATUM
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
 4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1913

STYLE 1
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	TOLER.
A	1.25	1.35	±0.05
B	2.14	2.30	±0.08
C	0.51	0.54	±0.01
D	0.37	0.38	±0.01
E	1.40	1.51	±0.05
F	2.91	3.05	±0.02
G	1.62	1.65	±0.01
H	1.62	1.65	±0.01
J	1.62	1.65	±0.01
K	1.18	1.23	±0.02
L	3.81	4.15	±0.15
M	3.81	4.15	±0.15
N	3.81	4.15	±0.15
O	3.81	4.15	±0.15
P	3.81	4.15	±0.15
Q	3.81	4.15	±0.15
R	3.81	4.15	±0.15
S	3.81	4.15	±0.15
T	3.81	4.15	±0.15
U	3.81	4.15	±0.15
V	3.81	4.15	±0.15

CASE 1-05
 TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	8.0	—	40	—
Collector-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 4.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	450	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$V_{CC} = 250\text{ Vdc}$, $I_C = 15\text{ Adc}$, $I_{B1} = 2.0\text{ Adc}$, $t_p = 30\ \mu\text{s}$, Duty Cycle $\leq 2\%$, $V_{BE(off)} = 5.0\text{ Vdc}$	$(T_J = 100^\circ\text{C})$	t_d	—	0.02	0.05	μs
Rise Time			t_r	—	0.13	0.50	
Storage Time			t_s	—	0.90	3.5	
Fall Time			t_f	—	0.10	0.50	

Inductive Load, Clamped (Table 1)

Storage Time	$(I_{C(pk)} = 15\text{ A}$, $I_{B1} = 2.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 250\text{ V}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	1.25	4.0	μs
Crossover Time			t_{sc}	—	0.15	0.50	
Fall Time			t_{fi}	—	0.13	0.40	
Storage Time			t_{sv}	—	0.90	—	
Crossover Time			t_{sc}	—	0.05	—	
Fall Time	$(T_J = 25^\circ\text{C})$		t_{fi}	—	0.03	—	

 (1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

$$*\beta_f = \frac{I_C}{I_B}$$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For V_{CEO(sus)}, R2 = ∞</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 250 V R_g adjusted to attain desired I_{B1}</p>	<p>V_{CC} = 250 V R_L = 18.6 Ω Pulse Width = 30 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

The Safe Operating Area figures shown in figure 12 and 13 are specified for these devices under the test conditions shown

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14

$T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 14 — POWER DERATING

