

MCP3202

2.7V Dual Channel 12-Bit A/D Converter with SPI® Serial Interface

FEATURES

- 12-bit resolution
- ±1 LSB max DNL
- ±1 LSB max INL (MCP3202-B)
- ±2 LSB max INL (MCP3202-C)
- Analog inputs programmable as single-ended or pseudo-differential pairs
- · On-chip sample and hold
- SPI[®] serial interface (modes 0,0 and 1,1)
- Single supply operation: 2.7V 5.5V
- 100ksps max. sampling rate at V_{DD} = 5V
- 50ksps max. sampling rate at V_{DD} = 2.7V
- · Low power CMOS technology
 - 500nA typical standby current, 5µA max.
 - 550µA max. active current at 5V
- Industrial temp range: -40°C to +85°C
- 8-pin PDIP SOIC and TSSOP packages


APPLICATIONS

- Sensor Interface
- · Process Control
- · Data Acquisition
- · Battery Operated Systems


DESCRIPTION

The Microchip Technology Inc. MCP3202 is a successive approximation 12-bit Analog-to-Digital (A/D) Converter with on-board sample and hold circuitry. The MCP3202 is programmable to provide a single pseudo-differential input pair or dual single-ended inputs. Differential Nonlinearity (DNL) is specified at ±1 LSB, and Integral Nonlinearity (INL) is offered in ±1 LSB (MCP3202-B) and ±2 LSB (MCP3202-C) versions. Communication with the device is done using a simple serial interface compatible with the SPI protocol. The device is capable of conversion rates of up to 100ksps at 5V and 50ksps at 2.7V. The MCP3202 device operates over a broad voltage range (2.7V -5.5V). Low current design permits operation with typical standby and active currents of only 500nA and 375µA, respectively. The MCP3202 is offered in 8-pin PDIP, TSSOP and 150mil SOIC packages.

PACKAGE TYPES



FUNCTIONAL BLOCK DIAGRAM



1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

V _{DD} 7.0V
All inputs and outputs w.r.t. V_{SS} 0.6V to V_{DD} +0.6V
Storage temperature65°C to +150°C
Ambient temp. with power applied65°C to +125°C
Soldering temperature of leads (10 seconds) +300°C
ESD protection on all pins> 4kV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

NAME	FUNCTION					
V_{DD}/V_{REF}	+2.7V to 5.5V Power Supply and Reference Voltage Input					
CH0	Channel 0 Analog Input					
CH1	Channel 1 Analog Input					
CLK	Serial Clock					
D _{IN}	Serial Data In					
D _{OUT}	Serial Data Out					
CS/SHDN	Chip Select/Shutdown Input					

ELECTRICAL CHARACTERISTICS

All parameters apply at V_{DD} = 5.5V, V_{SS} = 0V, T_{AMB} = -40°C to +85°C, f_{SAMPLE} = 100ksps and f_{CLK} = 18* f_{SAMPLE} unless otherwise noted.							
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS	
Conversion Rate		•		•			
Conversion Time	t _{CONV}			12	clock cycles		
Analog Input Sample Time	t _{SAMPLE}		1.5		clock cycles		
Throughput Rate	f _{SAMPLE}			100 50	ksps ksps	$V_{DD} = V_{REF} = 5V$ $V_{DD} = V_{REF} = 2.7V$	
DC Accuracy			_				
Resolution			12		bits		
Integral Nonlinearity	INL		±0.75 ±1	±1 ±2	LSB LSB	MCP3202-B MCP3202-C	
Differential Nonlinearity	DNL		±0.5	±1	LSB	No missing codes over temperature	
Offset Error			±1.25	±3	LSB		
Gain Error			±1.25	±5	LSB		
Dynamic Performance							
Total Harmonic Distortion			-82		dB	$V_{IN} = 0.1V \text{ to } 4.9V@1kHz$	
Signal to Noise and Distortion (SINAD)			72		dB	$V_{IN} = 0.1V \text{ to } 4.9V@1kHz$	
Spurious Free Dynamic Range			86		dB	$V_{IN} = 0.1V \text{ to } 4.9V@1kHz$	
Analog Inputs							
Input Voltage Range for CH0 or CH1 in Single-Ended Mode		V _{SS}		V_{REF}	V		
Input Voltage Range for IN+ in Pseudo-Differential Mode		IN-		V _{REF} +IN-		See Sections 3.1 and 4.1	
Input Voltage Range for IN- in Pseudo-Differential Mode		V _{SS} -100		V _{SS} +100	mV	See Sections 3.1 and 4.1	
Leakage Current			.001	±1	μA		
Switch Resistance	R _{ss}		1K		Ω	See Figure 4-1	
Sample Capacitor	C _{SAMPLE}		20		pF	See Figure 4-1	

ELECTRICAL CHARACTERISTICS (CONTINUED)

All parameters apply at $V_{DD} = 5$. unless otherwise noted.	$5V, V_{SS} = 0V,$	$T_{AMB} = -40^{\circ}$	C to +85	5°C, f _{SAMPLE}	= 100ksps	s and $f_{CLK} = 18*f_{SAMPLE}$	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS	
Digital Input/Output	•					1	
Data Coding Format		Straight Binary					
High Level Input Voltage	V _{IH}	0.7 V _{DD}			V		
Low Level Input Voltage	V _{IL}			0.3 V _{DD}	V		
High Level Output Voltage	V _{OH}	4.1			V	$I_{OH} = -1 \text{mA}, V_{DD} = 4.5 \text{V}$	
Low Level Output Voltage	V _{OL}			0.4	V	$I_{OL} = 1 \text{mA}, V_{DD} = 4.5 \text{V}$	
Input Leakage Current	I _{LI}	-10		10	μA	$V_{IN} = V_{SS}$ or V_{DD}	
Output Leakage Current	I _{LO}	-10		10	μA	$V_{OUT} = V_{SS}$ or V_{DD}	
Pin Capacitance (All Inputs/Outputs)	C _{IN} , C _{OUT}			10	pF	V _{DD} = 5.0V (Note 1) T _{AMB} = 25°C, f = 1 MHz	
Timing Parameters							
Clock Frequency	f _{CLK}			1.8 0.9	MHz MHz	V _{DD} = 5V (Note 2) V _{DD} = 2.7V (Note 2)	
Clock High Time	t _{HI}	250			ns		
Clock Low Time	t _{LO}	250			ns		
CS Fall To First Rising CLK Edge	t _{sucs}	100			ns		
Data Input Setup Time	t _{SU}			50	ns		
Data Input Hold Time	t _{HD}			50	ns		
CLK Fall To Output Data Valid	t _{DO}			200	ns	See Test Circuits, Figure 1-2	
CLK Fall To Output Enable	t _{EN}			200	ns	See Test Circuits, Figure 1-2	
CS Rise To Output Disable	t _{DIS}			100	ns	See Test Circuits, Figure 1-2 Note 1	
CS Disable Time	t _{CSH}	500			ns		
D _{OUT} Rise Time	t _R			100	ns	See Test Circuits, Figure 1-2 Note 1	
D _{OUT} Fall Time	t _F			100	ns	See Test Circuits, Figure 1-2 Note 1	
Power Requirements							
Operating Voltage	V _{DD}	2.7	_	5.5	V		
Operating Current	I _{DD}		375	550	μΑ	$V_{DD} = 5.0V$, D_{OUT} unloaded	
Standby Current	I _{DDS}		0.5	5	μΑ	$\overline{\text{CS}} = \text{V}_{\text{DD}} = 5.0\text{V}$	

Note 1: This parameter is guaranteed by characterization and not 100% tested.

Note 2: Because the sample cap will eventually lose charge, effective clock rates below 10kHz can affect linearity performance, especially at elevated temperatures. See Section 6.2 for more information.




FIGURE 1-1: Serial Timing.




FIGURE 1-2: Test Circuits.

2.0 TYPICAL PERFORMANCE CHARACTERISTICS




FIGURE 2-1: Integral Nonlinearity (INL) vs. Sample Rate.




FIGURE 2-4: Integral Nonlinearity (INL) vs. Sample Rate ($V_{DD} = 2.7V$).




FIGURE 2-2: Integral Nonlinearity (INL) vs. V_{DD} .




FIGURE 2-5: Integral Nonlinearity (INL) vs. V_{DD.}




FIGURE 2-3: Integral Nonlinearity (INL) vs. Code (Representative Part).




FIGURE 2-6: Integral Nonlinearity (INL) vs. Code (Representative Part, $V_{DD} = 2.7V$).




FIGURE 2-7: Integral Nonlinearity (INL) vs. Temperature.




FIGURE 2-10: Integral Nonlinearity (INL) vs. Temperature $(V_{DD} = 2.7V)$.




FIGURE 2-8: Differential Nonlinearity (DNL) vs. Sample Rate.




FIGURE 2-11: Differential Nonlinearity (DNL) vs. Sample Rate $(V_{DD} = 2.7V)$.




FIGURE 2-9: Differential Nonlinearity (DNL) vs. V_{DD} .




FIGURE 2-12: Differential Nonlinearity (DNL) vs. $V_{DD.}$




FIGURE 2-13: Differential Nonlinearity (DNL) vs. Code (Representative Part).




FIGURE 2-16: Differential Nonlinearity (DNL) vs. Code (Representative Part, $V_{DD} = 2.7V$).




FIGURE 2-14: Differential Nonlinearity (DNL) vs. Temperature.




FIGURE 2-17: Differential Nonlinearity (DNL) vs. Temperature $(V_{DD} = 2.7V)$.




FIGURE 2-15: Gain Error vs. V_{DD}.




FIGURE 2-18: Offset Error vs. V_{DD.}




FIGURE 2-19: Gain Error vs. Temperature.




FIGURE 2-22: Offset Error vs. Temperature.




FIGURE 2-20: Signal to Noise Ratio (SNR) vs. Input Frequency.




FIGURE 2-23: Signal to Noise and Distortion (SINAD) vs. Input Frequency.




FIGURE 2-21: Total Harmonic Distortion (THD) vs. Input Frequency.




FIGURE 2-24: Signal to Noise and Distortion (SINAD) vs. Signal Level.




FIGURE 2-25: Effective number of bits (ENOB) vs. $V_{\rm DD.}$




FIGURE 2-28: Effective Number of Bits (ENOB) vs. Input Frequency.




FIGURE 2-26: Spurious Free Dynamic Range (SFDR) vs. Input Frequency.




FIGURE 2-29: Power Supply Rejection (PSR) vs. Ripple Frequency.




FIGURE 2-27: Frequency Spectrum of 10kHz input (Representative Part).




FIGURE 2-30: Frequency Spectrum of 1kHz input (Representative Part, $V_{DD} = 2.7V$).





FIGURE 2-31: I_{DD} vs. V_{DD} .






FIGURE 2-32: I_{DD} vs. Clock Frequency.




FIGURE 2-35: I_{DDS} vs. Temperature.




FIGURE 2-33: I_{DD} vs. Temperature.




FIGURE 2-36: Analog Input leakage current vs. Temperature.

3.0 PIN DESCRIPTIONS

3.1 CH0/CH1

Analog inputs for channels 0 and 1 respectively. These channels can programmed to be used as two independent channels in single ended-mode or as a single pseudo-differential input where one channel is IN+ and one channel is IN-. See Section 5.0 for information on programming the channel configuration.

3.2 CS/SHDN(Chip Select/Shutdown)

The $\overline{\text{CS}}/\text{SHDN}$ pin is used to initiate communication with the device when pulled low and will end a conversion and put the device in low power standby when pulled high. The $\overline{\text{CS}}/\text{SHDN}$ pin must be pulled high between conversions.

3.3 CLK (Serial Clock)

The SPI clock pin is used to initiate a conversion and to clock out each bit of the conversion as it takes place. See Section 6.2 for constraints on clock speed.

3.4 DIN (Serial Data Input)

The SPI port serial data input pin is used to clock in input channel configuration data.

3.5 <u>Dout (Serial Data output)</u>

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place.

4.0 DEVICE OPERATION

The MCP3202 A/D Converter employs a conventional SAR architecture. With this architecture, a sample is acquired on an internal sample/hold capacitor for 1.5 clock cycles starting on the second rising edge of the serial clock after the start bit has been received. Following this sample time, the input switch of the converter opens and the device uses the collected charge on the internal sample and hold capacitor to produce a serial 12-bit digital output code. Conversion rates of 100ksps are possible on the MCP3202. See Section 6.2 for information on minimum clock rates. Communication with the device is done using a 3-wire SPI-compatible interface.

4.1 Analog Inputs

The MCP3202 device offers the choice of using the analog input channels configured as two single-ended inputs or a single pseudo-differential input. Configuration is done as part of the serial command before each conversion begins. When used in the psuedo-differential mode, CH0 and CH1 are programmed as the IN+ and IN- inputs as part of the command string transmitted to the device. The IN+ input can range from IN- to $V_{\rm REF}$ ($V_{\rm REF}$ + IN-). The IN- input is limited to $\pm 100 {\rm mV}$ from the $V_{\rm SS}$ rail. The IN- input can be used to cancel small signal common-mode noise which is present on both the IN+ and IN- inputs.

For the A/D Converter to meet specification, the charge holding capacitor (C_{SAMPLE}) must be given enough time to acquire a 12-bit accurate voltage level during the 1.5 clock cycle sampling period. The analog input model is shown in Figure 4-1.

In this diagram, it is shown that the source impedance (R_S) adds to the internal sampling switch (R_{SS}) impedance, directly affecting the time that is required to charge the capacitor, C_{SAMPLE} . Consequently, larger source impedances increase the offset, gain, and integral linearity errors of the conversion.

Ideally, the impedance of the signal source should be near zero. This is achievable with an operational amplifier such as the MCP601 which has a closed loop output impedance of tens of ohms. The adverse affects of higher source impedances are shown in Figure 4-2.

When operating in the pseudo-differential mode, if the voltage level of IN+ is equal to or less than IN-, the resultant code will be 000h. If the voltage at IN+ is equal to or greater than {[V_{REF} + (IN-)] - 1 LSB}, then the output code will be FFFh. If the voltage level at IN- is more than 1 LSB below V_{SS}, then the voltage level at the IN+ input will have to go below V_{SS} to see the 000h output code. Conversely, if IN- is more than 1 LSB above V_{SS}, then the FFFh code will not be seen unless the IN+ input level goes above V_{REF} level.

4.2 <u>Digital Output Code</u>

The digital output code produced by an A/D Converter is a function of the input signal and the reference voltage. For the MCP3202, V_{DD} is used as the reference voltage. As the V_{DD} level is reduced, the LSB size is reduced accordingly. The theoretical digital output code produced by the A/D Converter is shown below.

Digital Output Code =
$$\frac{4096 * V_{IN}}{V_{DD}}$$

where:

 V_{IN} = analog input voltage V_{DD} = supply voltage




FIGURE 4-1: Analog Input Model.




FIGURE 4-2: Maximum Clock Frequency vs. Input Resistance (R_s) to maintain less than a 0.1 LSB deviation in INL from nominal conditions.

5.0 SERIAL COMMUNICATIONS

5.1 <u>Overview</u>

Communication with the MCP3202 is done using a standard SPI-compatible serial interface. Initiating communication with the device is done by bringing the CS line low. See Figure 5-1. If the device was powered up with the CS pin low, it must be brought high and back low to initiate communication. The first clock received with CS low and DIN high will constitute a start bit. The SGL/DIFF bit and the ODD/SIGN bit follow the start bit and are used to select the input channel configuration. The SGL/DIFF is used to select single ended or psuedo-differential mode. The ODD/SIGN bit selects which channel is used in single ended mode, and is used to determine polarity in pseudo-differential mode. Following the ODD/SIGN bit, the MSBF bit is transmitted to and is used to enable the LSB first format for the device. If the MSBF bit is low, then the data will come from the device in MSB first format and any further clocks with $\overline{\text{CS}}$ low will cause the device to output zeros. If the MSBF bit is high, then the device will output the converted word LSB first after the word has been transmitted in the MSB first format. See Figure 5-2. Table 5-1 shows the configuration bits for the MCP3202. The device will begin to sample the analog input on the second rising edge of the clock, after the start bit has been received. The sample period will end on the falling edge of the third clock following the start

On the falling edge of the clock for the MSBF bit, the device will output a low null bit. The next sequential 12 clocks will output the result of the conversion with

MSB first as shown in Figure 5-1. Data is always output from the device on the falling edge of the clock. If all 12 data bits have been transmitted and the device continues to receive clocks while the \overline{CS} is held low, (and MSBF = 1), the device will output the conversion result LSB first as shown in Figure 5-2. If more clocks are provided to the device while \overline{CS} is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.

If necessary, it is possible to bring $\overline{\text{CS}}$ low and clock in leading zeros on the D $_{\text{IN}}$ line before the start bit. This is often done when dealing with microcontroller-based SPI ports that must send 8 bits at a time. Refer to Section 6.1 for more details on using the MCP3202 devices with hardware SPI ports.

	CON		CHA	GND	
	SGL/ DIFF	ODD/ SIGN	0	1	
SINGLE ENDED MODE	1	0	+		-
	1	1		+	-
PSEUDO- DIFFERENTIAL MODE	0	0	IN+	IN-	
	0	1	IN-	IN+	

TABLE 5-1: Configuration Bits for the MCP3202.




FIGURE 5-1: Communication with the MCP3202 using MSB first format only.




FIGURE 5-2: Communication with MCP3202 using LSB first format.

6.0 APPLICATIONS INFORMATION

6.1 <u>Using the MCP3202 with</u> <u>Microcontroller (MCU) SPI Ports</u>

With most microcontroller SPI ports, it is required to send groups of eight bits. It is also required that the microcontroller SPI port be configured to clock out data on the falling edge of clock and latch data in on the rising edge. Depending on how communication routines are used, it is very possible that the number of clocks required for communication will not be a multiple of eight. Therefore, it may be necessary for the MCU to send more clocks than are actually required. This is usually done by sending 'leading zeros' before the start bit, which are ignored by the device. As an example, Figure 6-1 and Figure 6-2 show how the MCP3202 can be interfaced to a MCU with a hardware SPI port. Figure 6-1 depicts the operation shown in SPI Mode 0,0,

which requires that the SCLK from the MCU idles in the 'low' state, while Figure 6-2 shows the similar case of SPI Mode 1,1 where the clock idles in the 'high' state.

As shown in Figure 6-1, the first byte transmitted to the A/D Converter contains seven leading zeros before the start bit. Arranging the leading zeros this way produces the output 12 bits to fall in positions easily manipulated by the MCU. The MSB is clocked out of the A/D Converter on the falling edge of clock number 12. After the second eight clocks have been sent to the device, the MCU receive buffer will contain three unknown bits (the output is at high impedance until the null bit is clocked out), the null bit and the highest order four bits of the conversion. After the third byte has been sent to the device, the receive register will contain the lowest order eight bits of the conversion results. Easier manipulation of the converted data can be obtained by using this method.




FIGURE 6-1: SPI Communication using 8-bit segments (Mode 0,0: SCLK idles low).




FIGURE 6-2: SPI Communication using 8-bit segments (Mode 1,1: SCLK idles high).

6.2 Maintaining Minimum Clock Speed

When the MCP3202 initiates the sample period, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample cap while the conversion is taking place. At 85°C (worst case condition), the part will maintain proper charge on the sample capacitor for at least 1.2ms after the sample period has ended. This means that the time between the end of the sample period and the time that all 12 data bits have been clocked out must not exceed 1.2ms (effective clock frequency of 10kHz). Failure to meet this criteria may induce linearity errors into the conversion outside the rated specifications. It should be noted that during the entire conversion cycle, the A/D Converter does not require a constant clock speed or duty cycle, as long as all timing specifications are met.

6.3 <u>Buffering/Filtering the Analog Inputs</u>

If the signal source for the A/D Converter is not a low impedance source, it will have to be buffered or inaccurate conversion results may occur. It is also recommended that a filter be used to eliminate any signals that may be aliased back into the conversion results. This is illustrated in Figure 6-3 below where an op amp is used to drive the analog input of the MCP3202. This amplifier provides a low impedance output for the converter input and a low pass filter, which eliminates unwanted high frequency noise.

Low pass (anti-aliasing) filters can be designed using Microchip's interactive **FilterLab**[™] software. **FilterLab** will calculate capacitor and resistor values, as well as, determine the number of poles that are required for the application. For more information on filtering signals, see the application note AN699 "Anti-Aliasing Analog Filters for Data Acquisition Systems."




FIGURE 6-3: The MCP601 Operational Amplifier is used to implement a 2nd order anti-aliasing filter for the signal being converted by the MCP3202.

6.4 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 1µF is recommended.

Digital and analog traces should be separated as much as possible on the board and no traces should run underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing V_{DD} connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors. See Figure 6-4. For more information on layout tips when using A/D Converters, refer to AN688 "Layout Tips for 12-Bit A/D Converter Applications".





FIGURE 6-4: V_{DD} traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.

FilterLab is a trademark of Microchip Technology Inc. in the U.S.A and other countries. All rights reserved.

MCP3202 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277. After September 1, 1999 (480) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

MCP3202

NOTES:

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342

Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980

Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd.

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or intelingement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. In the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.