

FEATURES

- Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards and IEEE 802.3z Gigabit Ethernet Applications
- Transmitter incorporates phase-locked loop (PLL) providing clock synthesis from low-speed reference
- Receiver PLL configured for clock and data recovery
- 1250 and 1062 Mb/s operation
- 10-bit parallel high drive LVTTTL compatible interface
- 900mW typical power dissipation
- +3.3V power supply
- Low-jitter serial LVPECL compatible interface
- Lock detect
- Local loopback
- 64 PQFP package
- Fibre Channel framing performed by receiver
- Continuous downstream clocking from receiver
- Drives 30m of Twinax cable directly
- Low jitter LVPECL reference clock input option

APPLICATIONS

High-speed data communications

- Workstation
- Frame buffer
- Switched networks
- Data broadcast environments
- Proprietary extended backplanes
- RAID drives
- Mass storage devices

GENERAL DESCRIPTION


The S2053 transmitter and receiver chip is designed to perform high-speed serial data transmission over fiber optic or coaxial cable interfaces conforming to the requirements of the ANSI X3T11 Fibre Channel specification and the IEEE 802.3z Gigabit Ethernet. The chip runs at 1250.0, and 1062.5 Mbit/s data rates with associated 10-bit data word.

The S2053 is similar to the AMCC S2052. The S2053 provides the option of either a single ended LVTTTL or a differential LVPECL reference clock input and high drive LVTTTL outputs. The differential LVPECL reference clock input provides the lowest transmitter output jitter solution. The high drive LVTTTL outputs allow longer trace lengths or connectors to be used between the S2053 and the Media Access Controller.

The chip performs parallel-to-serial and serial-to-parallel conversion and framing for block-encoded data. The transmitter's on-chip PLL synthesizes the high-speed clock from a low-speed reference. The receiver's on-chip PLL synchronizes directly to incoming digital signal to receive the data stream. The transmitter and receiver each support differential LVPECL-compatible I/O for fiber optic component interfaces, to minimize crosstalk and maximize data integrity. Local loopback mode is provided for system diagnostics.

Figure 1 shows a typical configuration incorporating the chip, which is compatible with AMCC's S2036 Open Fiber Control (OFC) device.

Figure 1. System Block Diagram



S2053 OVERVIEW

The S2053 transmitter and receiver provide serialization and deserialization functions for block-encoded data to implement a Fibre Channel interface. Operation of the S2053 is straightforward, as depicted in Figure 2. The sequence of operations is as follows:

Transmitter

1. 10-bit parallel input
2. Parallel-to-serial conversion
3. Serial output

Receiver

1. Clock and data recovery from serial input
2. Serial-to-parallel conversion
3. Frame detection
4. 10-bit parallel output

The 10-bit parallel data handled by the S2053 device should be from a DC-balanced encoding scheme, such as the 8B/10B transmission code, in which information to be transmitted is encoded 8 bits at a time into 10-bit transmission characters¹, and be compliant with ANSI X3.230 FC-PH (Fibre Channel Physical and Signaling Interface).

Internal clocking and control functions are transparent to the user. Details of data timing can be seen in Figure 4. A block diagram showing the basic chip operation is shown in Figure 3.

Loopback

Local loopback is supported by the chip, and provides a capability for performing offline testing of the interface to ensure the integrity of the serial channel before enabling the transmission medium. It also allows for system diagnostics.

Figure 2. Interface Diagram





Figure 3. Functional Block Diagram



1. A.X. Widmer and P.A. Franaszek, "A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code," IBM Research Report RC 9391, May 1982.

TRANSMITTER FUNCTIONAL DESCRIPTION

The S2053 transmitter accepts parallel input data and serializes it for transmission over fiber optic or coaxial cable media. The chip is fully compatible with the ANSI X3T11 Fibre Channel standard, and supports the Fibre Channel Gigabit Ethernet standard's data rates of 1250 and 1062 Mbit/sec. (See Figure 3.)


Parallel/Serial Conversion

The parallel-to-serial converter takes in 10-bit wide data from the input latch and converts it to a serial data stream. Parallel data is latched into the transmitter on the positive going edge of the reference clock. The data is then clocked synchronous to the clock synthesis unit serial clock into the serial output shift register. The shift register is clocked by the internally generated bit clock which is 10x of the reference clock input frequency. D0 is transmitted first as described in annex N and Tables 22 and 23 of FC-PH. Table 1 shows the mapping of the parallel data to the 8B/10B codes.

Reference Clock Input (Transmit Byte Clock)

The reference clock input must be supplied with a clock source with 100 PPM tolerance to assure that the transmitted data meets the Fibre Channel frequency limits. The internal serial clock is frequency locked to the reference clock (125.00 and 106.25 MHz).

Figure 4. Functional Waveform (1250 and 1062.5 Mbit/sec)



RECEIVER FUNCTIONAL DESCRIPTION

The S2053 receiver is designed to implement the ANSI X3T11 Fibre Channel specification and the IEEE 802.3z Gigabit Ethernet receiver functions. A block diagram showing the basic chip function is provided in Figure 3.

Whenever a signal is present, the S2053 attempts to achieve synchronization on both bit and transmission-word boundaries of the received encoded bit stream. Received data from the incoming bit stream is provided on the device's parallel data outputs.

The S2053 accepts serial encoded data from a fiber optic or coaxial cable interface. The serial input stream is the result of the serialization of 8B/10B encoded data by an FC compatible transmitter. Clock recovery is performed on-chip, with the output data presented to the Fibre Channel transmission layer as 10-bit parallel data.

Table 1. Data Mapping to 8b/10b Alphabetic Representation

	Data Byte									
TX[0:9] or RX[0:9]	0	1	2	3	4	5	6	7	8	9
8b/10b alphabetic representation	a	b	c	d	e	i	f	g	h	j

Serial/Parallel Conversion

Serial data is received on the RXP, RXN pins. The PLL clock recovery circuit will lock to the data stream if the clock to be recovered is within ± 100 PPM of the internally generated bit rate clock. The recovered clock is used to retiming the input data stream. The data is then clocked into the serial to parallel output registers. Data is clocked out on the rising edge of RBC1 and RBC0. The parallel data out is 10 bits wide. The word clock (RBC1) is synchronized to the incoming data stream word boundary by the detection of the Fibre Channel Comma character, positive disparity (0011111XXX), found in the K28.5 control character.

Reference Clock Input

The reference clock input must be supplied with either a differential LVLVPECL (REFCLKP/N) or single-ended LVTTTL (TREFCLK) clock source with 100 PPM tolerance to assure that the transmitted data meets the Fibre Channel frequency limits. The internal serial clock is frequency locked to the reference clock (125.00 or 106.25 MHz).

Framing

The S2053 provides COM_DET character recognition and data word alignment of the LVTTTL compatible output data bus. In systems where the COM_DET function is undesired, a LOW on the EN_CDET input disables the COM_DET function and the data will be "un-framed".

When framing is disabled by low EN_CDET, the S2053 simply achieves bit synchronization within 250 bit times and begins to deliver parallel output data words whenever it has received full transmission words. No attempt is made to synchronize on any particular incoming character.

The COM_DET output signal will go high whenever a positive disparity comma character, found in the K28.5 control character, is present on the parallel data outputs and EN_CDET is high. The COM_DET output signal will be low at all other times.

Lock Detect

The S2053 lock detect function monitors the state of the receiver phase-locked loop (PLL) clock recovery unit. The PLL will lock within 250 bit times after the start of receiving serial data inputs. If the serial data inputs have an instantaneous phase jump (from a serial switch, for example) the PLL will not indicate an out-of-lock state, but will recover the correct phase alignment within 50 to 250 bit times, depending on the input eye opening. (See Fig. 14). If a run length of 80-160 bits is exceeded, or if the input data rate varies by more than approximately 600 ppm compared to the reference clock, the loop will be declared out of lock. When lock is lost, the PLL will shift from the serial input data to the reference clock, so that the downstream clock will maintain the correct frequency.

In any transfer of PLL control from the serial data to the reference clock, the RBC1/RBC0 output remains phase continuous and glitch free, assuring the integrity of downstream clocking.

Lock to Reference

The S2053 can be forced to lock to the REFCLK by holding the -LCKREF signal LOW. For normal operation -LCKREF can be left unconnected or held HIGH.

OTHER OPERATING MODES

Loopback

When local loopback is enabled, serial data from the transmitter is internally routed to the receiver, where the clock is extracted and the data is deserialized. The parallel data is then sent to the subsystem for verification. The TXN and TXP outputs are disabled during loopback. This loopback mode provides the capability to perform offline testing of the interface to guarantee the integrity of the serial channel before enabling the transmission medium. It also allows system diagnostics.

Operating Frequency Range

The S2053 is optimized for operation at 1250 and 1062 Mbit/s. Operation at other rates is possible if the rate falls between the nominal rates. REFCLK must be selected to be within 100 ppm of the desired byte or word clock rate.

Table 2. S2053 Transmitter Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
TX9 TX8 TX7 TX6 TX5 TX4 TX3 TX2 TX1 TX0	LVTTTL	I	13 12 11 9 8 7 6 4 3 2	Transmit data. Parallel data on this bus is clocked in on the rising edge of TBC. TX0 is transmitted first.
REFCLKP REFCLKN	Diff. LVPECL	I	22 23	Diff. LVPECL (capacitively coupled). Reference clock and transmit byte clock, a crystal-controlled reference clock for the PLL clock multiplier. The frequency REFCLKP/N is the bit rate divided by 10. When TTL REFCLK (TREFCLK) is used, tie REFCLKP to VCC, let REFCLKN float.
TREFCLK	LVTTTL	I	26	TTL Reference clock and transmit byte clock, a crystal-controlled reference clock for the PLL multiplier, the frequency of the TREFCLK is the bit rate divided by 10. When PECL REFCLK is used, let TREFCLK float or held High (internal pull-up).
TXP TXN	Diff. LVPECL	O	62 61	Differential LVPECL outputs that send out the serial transmitter data and drive 75Ω or 50Ω termination to Vcc-2V. TXP is the positive output, and TXN is the negative output.

Table 3. S2053 Receiver Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
RX9 RX8 RX7 RX6 RX5 RX4 RX3 RX2 RX1 RX0	LVTTTL	O	34 35 36 38 39 40 41 43 44 45	Receive data outputs. Parallel data on this bus is valid on the rising edge of RBC0 and RBC1. RX0 is the first bit received.
RBC1 RBC0	Diff. LVTTTL	O	30 31	Receive clock. Parallel data is valid on the rising edge of RBC0 and RBC1 (see timing diagram in Figure 8). After a sync word is detected, the period of the current RBC1 and RBC0 is stretched to align with the word boundary.
EN_CDET	LVTTTL	I	24	Enable comma detect. When High, enables sync detection. Detection of the 7-bit comma + character sync pattern, RX(0-9) = (K28.5:0011111XXX), will enable the word boundary for the data to follow. When Low, data is treated as unframed data.
RXP RXN	Diff. LVPECL	I	54 52	(Externally capacitively coupled.) Differential LVPECL received serial data inputs. RXP is the positive input, and RXN is the negative input. Internally biased.
-LCK_REF	Multi- Level Static	I	27	Multi-level Static Lock to reference input. When Low, the RX PLL will lock to the REFCLK input. When High, or not connected, the RX PLL will lock to the incoming data. (Internal pull-up).
COM_DET	LVTTTL	O	47	Comma detect. Upon detection of a valid sync symbol, this output goes high for one RBC1 period. When COM_DET is active, the sync character shall be present on the parallel data bus bits RX0–RX9.

Table 4. S2053 Common Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
EWRAP	LVTTL	I	19	Enable Wrap input. When High, selects the transmitter serial output data to be routed to the receiver. When Low, selects RXP and RXN (normal operation). TXP, TXN are static when EWRAP is High.
TESTEN	LVTTL	I	10	When Low, REFCLK replaces internal TX bit clock and the RX bit clock to facilitate factory testing. When High or not connected, the TX PLL will lock to the REFCLK and the RX PLL will lock to incoming data. (Internal pull-up).
ECLVCC	+3.3V	–	20, 28	Core Power Supply (+3.3V)
TTLGND	GND	–	32, 46	TTL Ground
TTLVCC	3.3V	–	37, 42	TTL Power Supply (3.3V)
ECLIOVCC	3.3V	–	55, 60, 63	PECL I/O Power Supply (3.3V)
ECLIOVEE	GND	–	56, 64	PECL I/O Ground
AVCC	3.3V	–	18, 50	Analog Power Supply (3.3V)
AVEE	GND	–	15, 51	Analog Ground
ECLVEE	GND	–	21, 25	Core Ground
NC	–	–	1, 5, 14, 16, 29, 33, 49, 53, 57, 58, 59	No Connection. These pins are not electrically connected to the device.
RESET	LVTTL	I	17	When LOW, the S2053 is held in reset. This pin should either be allowed to float (no DC connection) or held High for normal operation.
TEST20	LVTTL	I	48	Factory Mode Test. This pin should either be allowed to float (no DC connection) or held High for normal operation.

Figure 5. 64 PQFP (10mm x 10mm) Package




Figure 6. S2053 Pin Assignment




Table 5. Absolute Maximum Ratings

PARAMETER	MIN	TYP	MAX	UNIT
Case Temperature under Bias	-55		125	° C
Junction Temperature under Bias	-55		150	° C
Storage Temperature	-65		150	° C
Voltage on VCC with Respect to GND	-0.5		+7.0	V
Voltage on any LVTTTL Input Pin except Tx [0:9]	-0.5		3.47	V
Voltage on LVTTTL input pin TX [0:9]			+5.5	V
Voltage on any LVPECL Input Pin	0		VCC	V
LVTTTL Output Sink Current			8	mA
LVTTTL Output Source Current			8	mA
High Speed PECL Output Source Current			50	mA
Static Discharge Voltage	500			V

Table 6. Recommended Operating Conditions

PARAMETER	MIN	TYP	MAX	UNIT
Ambient Temperature under Bias	0		70	° C
Junction Temperature under Bias			130	° C
Voltage on TTLVCC, ECLVCC, ECLIOVCC, and AVCC with respect to GND/VEE	3.13	3.3	3.47	V
Voltage on LVTTTL Input Pin except TX [0:9]	0		3.47	V
Voltage on any LVPECL Input Pin	VCC 1.0V		VCC	V
Voltage on LVTTTL data TX [0:9]	0		5.0	

Table 7. Reference Clock Requirements

Parameters	Description	Min	Max	Units	Conditions
FT	Frequency Tolerance	-100	+100	ppm	—
TD ₁₋₂	Symmetry	40	60	%	Duty Cycle at 50% pt.
T _R CR, T _R CF	REFCLK Rise and Fall Time	—	2	ns	20 – 80%
—	Random Jitter		18	ps	rms (In 12 KHz to 1 MHz Band)

Table 8. S2053 DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Conditions
V_{OH}	Output HIGH Voltage (LVTTTL)	2.2	2.5	V_{CC}	V	$V_{CC} = \text{min}, I_{OH} = -400 \mu\text{A}$
V_{OL}	Output LOW Voltage (LVTTTL)	GND	.025	0.5	V	$V_{CC} = \text{min}, I_{OL} = 1 \text{mA}$
V_{IH}	Input HIGH Voltage (LVTTTL)	2.0	—	—	V	
V_{IL}	Input LOW Voltage (LVTTTL)	GND	—	0.8	V	—
I_{IH}	Input HIGH Current (LVTTTL)	—	—	40	μA	$V_{IN} = 2.4\text{V}, V_{CC} = \text{max}$
I_{IL}	Input LOW Current (LVTTTL)	—	—	600	μA	$V_{IN} = 0.4\text{V}, V_{CC} = \text{max}$
I_{CC}	Supply Current		290	350	mA	Outputs open, $V_{CC} = V_{CC} \text{max}$
P_D	Power Dissipation		1.05	1.275	W	Outputs open, $V_{CC} = V_{CC} \text{max}$
V_{DIFF}	Min. differential input voltage swing for differential LVPECL inputs	100		1300	mV	
DV_{OUT}	Serial Output Voltage Swing	600	—	1600	mV	50Ω to $V_{CC} - 2.0\text{V}$
C_{in}	Input capacitance	—		4	PF	

Table 9. S2053 Performance Summary

Parameter	S2053		Units
	Operating Frequency *	1250	
Serial clock period	.800	.941	ns
Byte clock period	8.00	9.41	ns
Acquisition Time	250	250	ns
Reference clock	125.0	106.25	MHz
Word width	10	10	Bits

* ±10% lock range, nominal frequency is per FC-PH standard.

Table 10. S2053 Transmitter Timing

Parameters	Description	Min	Max	Units	Conditions
T ₁	Data setup w.r.t. ↑REFCLKP/N	1.5	—	ns	See note.
T ₂	Data hold w.r.t. ↑REFCLKP/N	1.0	—	ns	
T ₁	Data setup w.r.t. ↑TREFCLK	1.5	—	ns	See note.
T ₂	Data hold w.r.t. ↑TREFCLK	1.0	—	ns	
T _{SDR} : T _{SDF}	Serial data rise and fall	—	300	ps	20% to 80%, tested on a sample basis.
Transmitter Output Jitter Allocation					
T _{JRMS}	Serial data output random jitter (RMS)	—	20	ps	RMS, tested on a sample basis. Measured with K28.7 pattern at 1250 Mbps.
T _{DJ}	Serial data output deterministic jitter (p-p)	—	100	ps	Peak-to-peak, tested on a sample basis. Measured with K28.5 ± pattern at 1250 Mbps.

Note: All AC measurements are made from the reference voltage level of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).

Table 11. S2053 Receiver Timing

Parameters	Description	Min	Max	Units	Conditions
T ₃	RBC0 to RBC1 skew	7.5	8.5	ns	Tested on a sample basis.
T ₄	Data setup w.r.t. RBC0, RBC1	3.0		ns	1.0625 GHz Mode
T ₅	Data hold w.r.t. RBC0, RBC1	1.5		ns	1.0625 GHz Mode
T ₆	Data setup w.r.t. RBC0, RBC1	2.5		ns	1.250 GHz Mode
T ₇	Data hold w.r.t. RBC0, RBC1	2		ns	1.250 GHz Mode
T _{RCR} : T _{RCF}	RBC0, RBC1 rise and fall time	—	3.0	ns	Measured from .8V to 2.0V.
T _{DR} : T _{DF}	Data Output rise and fall time	—	3.0	ns	Measured from .8V to 2.0V.
T _{SDR} : T _{SDF}	Serial data input rise and fall	—	300	ps	20% to 80%. (See Figure 10.)
T _{LOCK}	Data acquisition lock time @ <1.0625Gb/s	—	2.4	µs	8B/10B IDLE pattern sample basis
Duty Cycle	RBC0/RBC1 Duty Cycle	40%	60%		
Input Jitter Tolerance	Input data eye opening allocation at receiver input for BER ≤1E-12	30%	—	bit time	As specified in Fibre Channel FC-PH standard eye diagram jitter mask.

Notes:

1. All LVTTTL/CMOS AC measurements are assumed to have the output load of 10pF.
2. All AC measurements are made from the reference voltage level of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).

Figure 7. Transmitter Timing Diagram




Figure 8. Receiver Timing Diagram (1062.5 Mbits/sec mode)




Figure 9. Receiver Timing Diagram (1250 Mbits/sec mode)




Figure 10. Serial Input Rise and Fall Time




Figure 11. Serial Output Load




Figure 12. LVTTTL Input and Output Rise and Fall Time






Figure 13. Receiver Input Eye Diagram Jitter Mask



ACQUISITION TIME


With the input eye diagram shown in Figure 14, the S2053 will recover data with a 10^{-9} BER within 50 bit times after an instantaneous phase shift of the incoming data.

Figure 14. Acquisition Time Eye Diagram



Ordering Information

GRADE	DEVICE	PACKAGE
S – commercial	2053	B – 64 PQFP (14mm) C – 64 PQFP (10mm)



X **XXXX** **X**
Grade Part number Package



Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121

Phone: (619) 450-9333 • (800) 755-2622 • Fax: (619) 450-9885

<http://www.amcc.com>

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.

Copyright © 1998 Applied Micro Circuits Corporation

September 28, 1998/Revision A