



3-Phase Brushless DC Motor Controller

FEATURES

- Hall-Effect Commutation
- 60° or 120° Sensor Spacing
- Integral High-Side Drive for all N-Channel MOSFET Bridges
- PWM Input

- Quadrature Selection
- Tachometer Output
- Reversible
- Braking
- · Output Enable Control
- Cross Conduction Protection
- · Current Limiting
- Undervoltage Lockout
- · Internal Pull-Up Resistors

DESCRIPTION


The Si9979 is a monolithic brushless dc motor controller with integral high-side drive circuitry. The Si9979 is configured to allow either 60° or 120° commutation sensor spacing. The internal low-voltage regulator allows operation over a wide input voltage range, 20- to 40-V dc.

The Si9979 provides commutation from Hall-effect sensors. The integral high-side drive, which utilizes combination bootstrap/charge pump supplies, allows implementation of an all n-channel MOSFET 3-phase bridge. PWM, direction,

quadrature select, and braking inputs are included for control along with a tachometer output. Protection features include cross conduction protection, current limiting, and undervoltage lockout. The FAULT output indicates when undervoltage, over current, disable, or invalid sensor shutdown has occurred.

The Si9979 is specified to operate over the commercial temperature range of 0 to 70°C (C suffix), and the industrial temperature range of -40 to 85°C (D suffix).

FUNCTIONAL BLOCK DIAGRAM



Si9979

Vishay Siliconix



Voltage on Pin 42	
Voltage on Pins 1-4, 10, 11 $\dots -0.3~V$ to $V_{\mbox{\scriptsize DD}}$ + 0.3 V	

Operating Temperature C Suffix
Storage Temperature65 to 150°C
Junction Temperature (T _J)150°C
Power Dissipation (P _D) 0.70 W C Suffix

RECOMMENDED OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS

 $V + \dots \\ \hspace{2cm} + 20 \text{ to } 40 \text{ V}_{DC} \\ \hspace{2cm} R_T . \dots \\ \hspace{2cm} 10 \text{ } k\Omega \text{ Min}$

SPECIFICATIONS									
		Test Condition Unless Otherwise		-					
Parameter	Symbol	V+ = 20 to 40 V, I _{DE}	•	Min ^a	Typ ^b	Max ^a	Units		
Power							I		
Supply Voltage Range	V+			20		40	V		
Logic Voltage	V_{DD}	-20 mA ≤ I _{DD} ≤ 0	0 mA	14.5	16	17.5	V		
Supply Current	l+				4.5		~ ∧		
Logic Current	I _{DD}			-20			mA		
Internal Reference ^c	V_{REF}				4.2		V		
Commutation Inputs (INA, INB,		•		_			•		
High-State	V _{IH}			4.0					
Low-State	V _{IL}					1.0	V		
High-State Input Current	I _{IH}	$V_{IH} = V_{DD}$				10	μΑ		
Low-State Input Current	I _{IL}	V _{IL} = 0 V			-50				
Logic Inputs (F/R, EN, QS, PW	M, BRK)					•	•		
High-State	V _{IH}			2.0			V		
Low-State	V _{IL}					0.8			
High-State Input Current	I _{IH}	V _{IH} = 5.5 V				10	^		
Low-State Input Current	I _{IL}	V _{IL} = 0 V			-125		μΑ		
Outputs									
Low-Side Gate Drive, High State	V_{GBH}			14	16	17.5			
Low-Side Gate Drive, Low State	V_{GBL}					0.1			
High Side Cate Drive High State		T _A = 0 to 70°C	C Suffix		16	18	V		
High-Side Gate Drive, High State	V_{GTH}	T _A = -40 to 85°C	D Suffix		16	20	V		
High-Side Gate Drive, Low State	V_{GTL}					0.1			
Capacitor Voltage ^d	V _{CAP}	V+ = 40 V			55				
Low-Side Switching, Rise Time	t _{rL}				70				
Low-Side Switching, Fall Time	t _{fL}	Risetime = 1 to Falltime = 10 to	-		25				
High-Side Switching, Rise Time	t _{rH}	$C_L = 600 \text{ pF}$		100		ns			
High-Side Switching, Fall Time	t _{fH}			40					
Break-Before-Make Time	t _{BLH}				100				
DIEAK-DEIDIE-WAKE TIITIE	t _{BHL}				300				
TACH Output/FAULT Output	V_{OL}	I _{OL} = 1.0 m/	4		0.15	0.4	V		
TACH Output Pulsewidth	t _T			300	600		ns		



SPECIFICATIONS												
		Test Condition Unless Otherwise										
Parameter	Symbol	V+ = 20 to 40 V, I _{DI}	-	Min ^a	Typ ^b	Max ^a	Units					
Protection												
Low-Side Undervoltage Lockout	UVLL				12.2							
Low-Side Hysteresis	V _H				0.8		V					
High-Side Undervoltage Lockout	UVLH	$S_{A, B, C} = 0$	V		V _{DD} - 3.3							
Current Limit												
Comparator Input Bias Current	I _{IB}			-5			μΑ					
Compositor Throubald Valtage	V	T _A = 0 to 70°C	C Suffix	90	100	110	mV					
Comparator Threshold Voltage	V_{TH}	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	D Suffix	85	100	125	IIIV					
Common Mode Voltage	V_{CM}			0		1	V					
One Shot Pulse Width		$R_T = 10 \text{ k}, C_T = 0.$.001 μF	8	10	12	116					
One Shot Fuise Width	t _p	$R_T = 10 \text{ k}, C_T = 0$.01 μF	80	100	120	μs					

Notes

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. The reference voltage is not available for external use.
- d. $V_{CAP} = (V+) + (V_{DD})$


CON	MU.	ΓΑΤΙ	ON T	RUT	Н ТА	BLE											
				In	puts								Outpu	ts			
_	Sensor °Spaci	-		Sensor °Spaci						т	op Driv	'e	Во	ttom Dı	tom Drive		
INA	IN _B	IN _C	INA	IN _B	IN _C	EN	F/R	BRK	l _S +	GT _A	GT _B	GТ _С	GB _A	GB _B	GB _C	FAULT	Conditions
0	0	0	1	0	1	1	1	0	0	1	0	0	0	1	0	1	
1	0	0	1	0	0	1	1	0	0	1	0	0	0	0	1	1	
1	1	0	1	1	0	1	1	0	0	0	1	0	0	0	1	1	
1	1	1	0	1	0	1	1	0	0	0	1	0	1	0	0	1	
0	1	1	0	1	1	1	1	0	0	0	0	1	1	0	0	1	
0	0	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1	
0	0	0	1	0	1	1	0	0	0	0	1	0	1	0	0	1	
1	0	0	1	0	0	1	0	0	0	0	0	1	1	0	0	1	
1	1	0	1	1	0	1	0	0	0	0	0	1	0	1	0	1	
1	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0	1	
0	1	1	0	1	1	1	0	0	0	1	0	0	0	0	1	1	
0	0	1	0	0	1	1	0	0	0	0	1	0	0	0	1	1	
Χ	Х	Х	Х	Х	Х	0	Х	0	Х	0	0	0	0	0	0	0	Disable
Χ	Х	Х	Х	Х	Х	0	Х	1	Х	0	0	0	1	1	1	0	Power Down
L	L	L	L	L	L	1	Х	1	0	0	0	0	1	1	1	1	Brake
L	L	L	L	L	L	1	Х	1	1	0	0	0	1	1	1	0	Over I in BRK
L	L	L	L	L	L	1	Х	0	1	0	0	0	0	0	0	0	Over I
1	0	1	1	1	1	1	Х	0	Х	0	0	0	0	0	0	0	
1	0	1	1	1	1	1	Х	1	Х	0	0	0	1	1	1	0	
0	1	0	0	0	0	1	Х	0	Х	0	0	0	0	0	0	0	
0	1	0	0	0	0	1	Х	1	Х	0	0	0	1	1	1	0	

Notes: L. Any valid sensor combination

X. Don't care

VISHAY

PIN CONFIGURATION



PIN DESCRIPTION

Pins 1-3: INA, INB, INC

 $\rm IN_A,\,IN_B,\,and\,IN_C$ are the commutation sensor inputs, and are intended to be driven by open collector Hall effect switches. These inputs have internal pull up resistors tied to $\rm V_{DD}$, which eliminates the need for external pull up resistors.

Pin 4: 60/120

The $60/\overline{120}$ input allows the use of the Si9979 with either a 60° or 120° commutation sensor spacing. An internal pull up resistor, which is tied to V_{DD} , sets the default condition to 60° spacing. 120° spacing is selected by pulling this input to ground.

Pin 5: EN (Enable)

A logic "1" on this input allows commutation of the motor. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, all gate drive outputs are turned off.

Pin 6: F/R (Forward/Reverse)

A logic "1" on this input selects commutation for motor rotation in the "forward" direction. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, the commutation sensor logic levels are inverted internally, causing reverse rotation.

Pin 7: QS (Quadrature Select)

This input determines whether the bottom MOSFETs or both bottom and top MOSFETs switch in response to the PWM signal. A logic "1" on this input enables only the bottom MOSFETs. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, both the bottom and top MOSFETs are enabled.

Pin 8: PWM

An open collector (drain) or TTL compatible signal is applied to this input to control the motor speed. The QS input determines which MOSFETs are switched in response to the PWM signal. If no PWM signal is being used, this input is left open. It is pulled up internally, which allows the MOSFETs to follow the commutation sequence.

Pin 9: BRK

With this input at logic "1", the top MOSFETs are turned off and the bottom MOSFETs are turned on, shorting the motor windings together. This provides a braking torque which is dependent on the motor speed. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, the MOSFETs are allowed to follow the commutation sequence.





Pin 10: TACH

This output provides a minimum 300-nanosecond output pulse for every commutation sensor transition, yielding a 6 pulse per electrical revolution tachometer signal. This output is open drain.

Pin 11: FAULT

The FAULT output switches low to indicate that at least one of the following conditions exists, controller disable (EN), undervoltage lockout, invalid commutation sensor code shutdown, or overcurrent shutdown. This output is open drain.

Pin 17: R_T/C_T

The junction of the current limit one shot timing resistor and capacitor is connected to this pin. This one-shot is triggered by the current limit comparator when an overcurrent condition exists. This action turns off all the gate drives for the period defined by R_T and C_T , thus stopping the flow of current.

Pin 18: R_T

One side of the current limit one shot timing resistor is connected to this pin.

Pin 19: I_S+

This is the sensing input of the current limit comparator and should be connected to the positive side of the current sense resistor. When the voltage across the current sense resistor exceeds 100 mV, the comparator switches and triggers the current limit one-shot. The one-shot turns off all the gate drives for the period defined by R_{T} and C_{T} , thus stopping the flow of current. If the overcurrent condition remains after the shutdown period, the gate drives will be held off until the overcurrent condition no longer exists.

Pin 20: I_S-

This pin is the ground reference for the current limit comparator. It should be connected directly to the ground side of the current sense resistor to enhance noise immunity.

Pins 12-16, 21-24, 37-41, 44-48: GND

These pins are the return path for both the logic and gate drive circuits. Also, they serve to conduct heat out of the package, into the circuit board.

Pin 25: GB_C

This is the gate drive output for the bottom MOSFET in Phase C.

Pin 26: GT_C

This is the gate drive output for the top MOSFET in Phase C.

Pin 27: S_C

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase C output.

Pin 28: CAP_C

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase C is connected between this pin and SC.

Pin 29: GB_R

This is the gate drive output for the bottom MOSFET in Phase B.

Pin 30: GT_B

This is the gate drive output for the top MOSFET in Phase B.

Pin 31: S_B

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap

Pin 34: GT_A

This is the gate drive output for the top MOSFET in Phase A.

Pin 35: S_△

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase A output.

Pin 36: CAPA

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase A is connected between this pin and SA.

Pin 42: V+

The supply voltage for the Si9979 is connected between this pin and ground. The internal logic and high-side supply voltages are derived from V+.

Pin 43: V_{DD}

 V_{DD} is the internal logic and gate drive voltage. It is necessary to connect a capacitor between this pin and ground to insure that the current surges seen at the turn on of the bottom MOSFETs does not trip the undervoltage lockout circuitry.

VISHAY

APPLICATIONS




FIGURE 1. Three-Phase Brushless DC Motor Controller




FIGURE 2. Single H-Bridge Controller






FIGURE 3. Three-Phase AC Motor Controller




FIGURE 4. External V_{DD} Regulator