

Demo Board Available

Initial Release

# **HV9606 Current-Mode PWM Controller with Supervisor**

#### **Features**

- ☐ Synchronous Forward, Forward, and Flyback Controller
- ☐ Lowest External Parts Count, Smallest Magnetics
- □ Eliminates Bootstrap Transformer Winding
- □ Supervisor Circuit Reduces Output Capacitance\* up to 40%
- Supervisor Circuit Functions as μP Supply Monitor and POR
- ☐ 15V to 250V Start-Up Regulator with START/STOP Control
- □ <1mA Operating, <6µA Standby Input Current
- V<sub>DD</sub> Powered Operation down to 2.9V
- □ Charge Pump Gate Drive Supply
- □ Programmable Soft Start
- Under Voltage Lockout with Programmable Hysteresis
- □ <50% Duty Cycle Operation
  </p>
- ☐ 15kHz to 400kHz Fixed Frequency PWM Operation
- ☐ Fault Tolerant Peer-to-Peer Synchronization
- ☐ Precision !1% Band Gap Voltage Reference
- ☐ Current Sense Leading Edge Blanking
- Small SSOP-20 Footprint

\*For short duration line loss, supervisor disables soft start if output within tolerance when  $V_{\text{IN}}$  returns and thus reduces holdup requirements.

# **Applications**

- □ Powered Ethernet and VoIP Terminals
- □ Cable Modems and Amplifiers
- ☐ ISDN Network Terminations, Terminals and Adapters
- Network Equipment
- □ Servers, PCs and Peripheral Equipment
- ☐ Telecommunication Systems and Terminals
- ☐ Distributed Board Mounted Power
- Battery Backup Systems
- Portable Power Applications
- □ Automotive and Heavy Equipment

# **General Description**


The HV9606 PWM controller allows the design of high efficiency (>90%) power supplies for distributed board mounted power (BMP) applications. Due to its high frequency capability it can provide high currents (20A @ 3.3V) with small transformers and due to its low internal operating voltage and current is also able to achieve high efficiencies in low power applications.

The HV9606 utilizes fixed frequency current mode control with duty cycle internally limited to <50%. It supports both isolated and non-isolated topologies and provides all the necessary functions to implement a flyback, forward or synchronous forward converter with a minimum of external parts. Due to its low  $V_{\rm DD}$  operation the bootstrap magnetic winding is eliminated in non-isolated topologies. An on chip charge pump generates the gate drive voltage for driving an external N-channel MOSFET and eliminates the need for clamping by offering 250V immunity to high voltage transients common in telecom and network systems. It conforms to the requirements of IEEE 802.3 Powered Ethernet and ETR-080 ISDN specifications.

The oscillator is programmable and provides fault tolerant peer-topeer synchronization to other similar circuits or master clock. The chip draws almost no current (<6 $\mu$ A @ V<sub>IN</sub> < 20V) until the programmable START/STOP thresholds of the start-up regulator are satisfied. It can also be powered via the V<sub>DD</sub> pin, rather than the V<sub>IN</sub> pin, in the range of 2.9V to 5.5V.

Other functions include leading edge current sense blanking, programmable SOFT START, precision !1% band gap reference and a SUPERVISOR CIRCUIT. The SUPERVISOR can provide housekeeping functions such as  $\mu P$  supply monitoring and reset, soft start inhibit for rapid restart on short duration input voltage interruption. It also minimizes input and output capacitance requirements.

# **Typical Application Circuit**



4/15/2002-R.L2

	al Characteristics (-40°C T <sub>A</sub> +85			, , , , , , , , , , , , , , , , , , ,	T	T
Symbol	Parameter	Min	Тур	Max	Units	Conditions
Pre-Regu	lator/Start-up					
V <sub>IN</sub>	Regulator input voltage	15		250	V	
IN	Input leakage current			6	μΑ	V <sub>IN</sub> 20V, Start = 0V, Stop = 0V
I <sub>IN</sub>	Input leakage current			50	μА	V <sub>IN</sub> = 250V
V <sub>DD(REG)</sub>	Regulator output voltage	2.8	2.9	3.0	V	Vin < 120V
UVLO <sub>VDD</sub>	V <sub>DD</sub> Under voltage lockout threshold	2.7	2.8	2.9	V	V <sub>DD</sub> rising
UVLO <sub>VDD</sub>	V <sub>DD</sub> Under voltage lockout hysteresis	100		200	mV	155 Herrig
	1 0	I I				
Supply (T	est Condition: 0.1μF CA to CB and 0.1μF VX2	to PGND)				
$V_{DD}$	Operating range	2.9		5.5	V	
I <sub>DD</sub>	Supply current		1.0	1.5	mA	GATE open, f <sub>OSC</sub> = 50 kHz, V <sub>DD</sub> = 3.3V
$V_{VX2}$	Gate drive charge pump supply	1.8xV <sub>DD</sub>			V	
UVLO <sub>VX2</sub>	VX2 Under voltage lockout threshold	4.5			V	
UVLO <sub>VX2</sub>	VX2 Under voltage lockout hysteresis		0.4		V	
Start/Stop	T	1 1		T	1	
V <sub>START</sub>	Start threshold	6.44	7.00	7.56	V	V <sub>IN</sub> rising
V <sub>STOP(MAX)</sub>	Maximum voltage			13	V	
V <sub>STOP</sub>	Stop threshold	6.44	7.00	7.56	V	V <sub>IN</sub> falling, V <sub>START</sub> = 0V
START	Start input current			50	nA	6.44V V <sub>START</sub> 7.56V, V <sub>STOP</sub> is open
I <sub>STOP</sub>	Stop input current			50	nA	6.44 V <sub>STOP</sub> 7.56V, V <sub>START</sub> to 10V via 10
	<b>Driver Output</b> (Test condition: V <sub>VX2</sub> = 5V)	1				10.55
V <sub>GATE(HIGH)</sub>	Output high voltage	V <sub>VX2</sub> -0.2		0.45	V	I <sub>GATE</sub> = 10mA
V <sub>GATE(LOW)</sub>	Output low voltage			0.15	V	I <sub>GATE</sub> = -10mA
t <sub>R</sub>	Rise time		30	50	nSec	C <sub>LOAD</sub> = 250pF
t <sub>F</sub>	Fall time		30	50	nSec	C <sub>LOAD</sub> = 250pF
Oscillato	r					
f <sub>osc</sub>	Initial accuracy		10		%	
f <sub>OSCRANGE</sub>	Oscillator Frequency Range	30	10	800	kHz	
T <sub>C</sub>	Temperature coefficient	00	100	300	PPM/°C	f <sub>OSC</sub> = 100 kHz
Δf/f	Voltage stability		1	2	%	f <sub>OSC</sub> = 100 kHz, 2.9V V <sub>DD</sub> 5.5V
	r orage crasmity				,,,	iosc roomie, ero viji olov
SYNC						
I <sub>OSYNC</sub>	Sync output current		10	20	μА	
I <sub>ISYNC</sub>	Sync input current	10			mA	V <sub>SYNC</sub> < 0.1 Volt
I <sub>VSYNC</sub>	Sync input voltage absolute limits	-0.5		V <sub>DD</sub> +0.5	V	
						1
PWM						
F <sub>PWM</sub>	PWM Oscillation Frequency	15		400	kHz	F <sub>PWM</sub> = f <sub>OSC</sub> /2, Stability as f <sub>OSC</sub> above
D <sub>MAX</sub>	Maximum duty cycle			49.99	%	f <sub>OSC</sub> = 30kHz
D <sub>MAX</sub>	Maximum duty cycle	49			%	f <sub>OSC</sub> = 800kHz
D <sub>MIN</sub>	Minimum pulse width before pulse drop out		130	195	nSec	V <sub>DD</sub> = 3.3V
D <sub>MIN</sub>	Minimum duty cycle			0	%	V <sub>FB</sub> > V <sub>NI</sub> , V <sub>SS</sub> > 2V
	†			<del></del>		†

Supertex, Inc. 1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 FAX: (408) 222-4895 www.supertex.com

Minimum duty cycle

 $\mathsf{D}_{\mathsf{MIN}}$ 

# **Electrical Characteristics – Continued**

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
Referenc	ee					
$V_{REF}$	Reference output voltage		1.2402		V	T <sub>A</sub> = 25°C, 2.4V V <sub>DD</sub> 5.5V
$V_{REF}$	Reference output voltage tolerance			1	%	$T_A = 25^{\circ}C, 2.4V  V_{DD}  5.5V$
$V_{REF}$	Reference output voltage tolerance			2	%	-40°C T <sub>A</sub> 85°C, 2.4V V <sub>DD</sub> 5.5V
$V_{REF}$	Load regulation		2	5	mV	0 < I <sub>REF</sub> < 0.1 mA
$V_{REF}$	Line regulation		2	5	mV	2.4V V <sub>DD</sub> 5.5V
I <sub>REF(SHORT)</sub>	Short circuit current			3	mA	V <sub>REF</sub> = GND

## **Current Sensing** (Test conditions: $V_{DD} = 3.3V$ )

V <sub>CS</sub>	Usable control current sense range	0		0.59	V	
V <sub>CS</sub>	Current limit threshold	$0.48V_{REF}$	$0.50V_{REF}$	$0.52 V_{\text{REF}}$	V	
V <sub>CS</sub>	Leading edge current sense blanking time		85		nSec	
t <sub>DELAY</sub>	Current limit delay to output		70	120	nSec	V <sub>CS</sub> = 0 to 1V step after blanking time

## **Error Amplifier** (Test conditions: 2.9V V<sub>DD</sub> 5.5V)

Lori	Innut bigg gurrant		25	200	n 1	\\ -15\\\\ -15\\
I <sub>FB</sub> or I <sub>NI</sub>	Input bias current		25	200	nA	$V_{FB} = 1.5V, V_{NI} = 1.5V$
$V_{FB}$ - $V_{NI}$	Input offset voltage			±3	mV	$V_{FB} = V_{COMP}, V_{NI} = 1.5V$
$V_{CM}$	Common mode input range	0		V <sub>DD</sub> -0.1	٧	
A <sub>VOL</sub>	Open loop voltage gain	65			dB	
BW	Unity gain bandwidth	1			MHz	
I <sub>SOURCE</sub>	Output current sourcing	1	2		mA	$V_{FB} < V_{NI}$
I <sub>SINK</sub>	Output current sinking	-100			μΑ	$V_{FB} > V_{NI}$
$V_{COMP}$	Output voltage range	0		V <sub>DD</sub> -0.7	V	
PSRR	Power supply rejection	50			dB	F <sub>OSC</sub> = 100 kHz

## **Soft Start**

$V_{SS(LOW)}$	Soft start low output			0.1	<b>V</b>	$V_{DD} = 2.9V, V_{SENSE} = 0V, V_{CS} = 2.9V$
$V_{SS(HI)}$	Soft start high output	2.5		$V_{DD}$	٧	$V_{DD} = 2.9V, V_{SENSE} = 2.9V, V_{CS} = 2.9V$
I <sub>SS(HI)</sub>	Soft start output current		10	20	μΑ	$V_{DD} = 2.9V$ , $V_{SENSE} = 2.9V$ , $V_{CS} = 2.9V$
$t_{F}$	Soft start output fall time			10	μSec	C <sub>SS</sub> = 0.1μF

## Status Output (Test conditions: 2.7V V<sub>DD</sub> 5.5V)

I <sub>SINK</sub>	Output current sinking	5	10		mA	V <sub>STATUS</sub> = 0.5V
I <sub>SOURCE</sub>	Output current sourcing		10	20	μΑ	$V_{STATUS} = (V_{DD} - 0.5V)$
V <sub>STATUS(HIGH)</sub>	High output voltage	V <sub>DD</sub> -0.1		$V_{DD}$	V	No load
V <sub>STATUS(LOW)</sub>	Low output voltage		0.1	0.2	V	Sinking 2mA
V <sub>SENSE(THLH)</sub>	Sense input threshold for rising input	0.85V <sub>REF</sub> + 0.050	0.85V <sub>REF</sub> + 0.075	0.85V <sub>REF</sub> + 0.100	V	V <sub>STATUS</sub> = LOW to HIGH transition
V <sub>SENSE(THHL)</sub>	Sense input threshold for falling input	0.85V <sub>REF</sub> - 0.050	0.85V <sub>REF</sub> - 0.075	0.85V <sub>REF</sub> - 0.100	V	V <sub>STATUS</sub> = HIGH to LOW transition
V <sub>SENSE(HYST)</sub>	Sense input hysteresis	100	150	200	mV	

## **Absolute Maximum Ratings\***


V Input Voltage	-0.3V to +250V
Supply Voltage, V <sub>DD</sub>	-0.3V to +6V
Gate Drive Supply Voltage, VX2	-0.3 to +15V
Operating Ambient Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation @ 25°C, SSOP	750mW
Power Dissipation @ 25°C, Plastic DIP	750mW

<sup>\*</sup>All voltages referenced to SGND and PGND pins

## **Ordering Information**

Options
Dice
HV9606X
•

## **Pinout**



## **Pin Description**

 $\mbox{V}_{\mbox{\scriptsize DD}}$  – This is the supply pin for the PWM Logic and Analog circuits. When the input voltage to the  $\mbox{V}_{\mbox{\scriptsize IN}}$  pin exceeds the start voltage the input regulator seeks to regulate the voltage on the capacitor connected to this pin to a nominal 2.9V. After the PWM has started, the bootstrap supply will regulate this voltage to a nominal 3.3V or 5V. With  $\mbox{V}_{\mbox{\scriptsize IN}}$  connected to PGND the circuit can be powered via this pin in the voltage range of 2.9V to 5.5V with a nominal 2.8V UVLO.

 $\textbf{START}-\text{The resistive divider from }V_{\text{IN}}$  sets the start-up regulator start voltage.

STOP – The resistive divider from  $V_{\text{IN}}$  sets the start-up regulator stop voltage. A low power sleep mode function may be implemented by pulling this pin to SGND.

 $V_{\text{IN}}$  – This is the startup linear regulator input. It can accept DC input voltages in the range of 15V to 250V. With START and STOP programmed to more than 20V, the leakage current on this pin is less than  $6\mu\text{A}$  at  $V_{\text{IN}}$  = 20V.

VREF - This pin provides a !1% tolerance reference voltage.

**SS** – A capacitor connected to this pin determines the soft start time. Soft start may be initiated by a low VX2 voltage or an over current condition when supervisor circuit STATUS output is low. During short duration input interruptions when the output voltage does not decay below programmed limits, the supervisor circuit inhibits soft start to permit rapid recovery of the system.

**SYNC** – This I/O pin may be connected to the SYNC pin of other HV9606 circuits and will cause the oscillators to lock to the highest frequency oscillator. Synchronization to a master clock is possible by means of an open collector or open drain logic gate or optocoupler, provided the low duty cycle does not exceed 50%. If synchronization is utilized then a pull up resistor to  $V_{DD}$  is required to overcome the effects of parasitic capacitance on the circuit board. The value of the resistor required will depend on the operating frequency and master clock duty cycle.

**RT** – The resistor connected from this pin to SGND sets the frequency of the internal oscillator by setting the charging current for the internal timing capacitor. The PWM output frequency is one half the oscillator frequency.

SGND - Common connection for all Logic and Analog circuits.

**PGND** – Common connection for Gate Driver circuit.

CS – This is the current sense input. Under normal operation the over current limit is triggered when the voltage on this pin exceeds  $0.5 V_{\text{REF}},$  however, current sensing is blanked during the first 85ns on time of the MOSFET to prevent false triggering during the turn on switching transition. The loop control operating peak current sense may be set to any level below  $0.5 V_{\text{REF}}.$ 

 $\mbox{\bf GATE}$  – This push-pull CMOS output is designed to drive the gate of an N-Channel power MOSFET.

**VX2** – This is the supply pin for the Gate Driver circuit and is generated by the Charge Pump  $V_{DD}$  voltage doubler circuit. It should be bypassed to PGND with a capacitor, typically  $0.1\mu F$ .

**CA and CB –** The charge pump circuit uses a capacitor (typically  $0.01\mu F)$  connected between these pins to generate the VX2 voltage.

NI - High impedance non-inverting input of the error amplifier.


**COMP** - The output of the error amplifier.

**FB** – High impedance inverting input of the error amplifier.

**SENSE** – This is the input pin to the supervisory circuit. On a rising input voltage the circuit changes state at a nominal  $0.85V_{REF}$  + 0.075V. When the input voltage is decaying the circuit changes state a nominal  $0.85V_{REF}$  – 0.075V.

STATUS- This is the output of the supervisory circuit. When the sense-input voltage is high, this output is pulled up to  $V_{\text{DD}}$  by a  $10\mu\text{A}$  current source and the Soft Start function is disabled. When the sense-input is low, this output is pulled low and it may be used to directly control the reset of a microprocessor or it may be used to drive an optocoupler or LED indicator.

# **Functional Block Diagram**



## **Functional Description**

The HV9606 is composed of several functional blocks. The operation of each of these blocks is described in the following sections.

# Programmable Start/Stop Control Circuit (Programmable Under Voltage Lockout and Hysteresis)

The START/STOP control circuit is a novel version of a programmable under voltage lockout with programmable hysteresis circuit. It is novel, because it requires zero power (other than the current in the resistor divider) and keeps the startup regulator shut down until the START threshold voltage is exceeded, allowing the HV9606 to achieve its low input leakage current of <6 $\mu$ A.

One can think of the circuit as a transparent latch, such that its output is high when the START pin is above its threshold voltage and is latched when the STOP pin is at a voltage greater than the START pin voltage. It is unlatched when the STOP pin voltage falls below its threshold voltage and the START pin is below its threshold voltage.

These operating conditions are met by using a voltage divider consisting of three resistors (see typical application circuit). The voltage drop on the resistor connected to ground controls the START voltage and the additional voltage drop on the middle resistor sets the hysteresis and controls the STOP voltage. Setting the value of the middle resistor to zero results in zero hysteresis.

Provided the START and STOP pin input currents are negligible in comparison to the chosen resistor divider current, the resistor values may be calculated using the following equations:

R3 = 
$$(V_{START} / V_{IN-Start}) \times (V_{IN-Stop} / I_{Resistor})$$

$$R2 = [(V_{STOP} / V_{IN-Stop}) \times (V_{IN-Stop} / I_{Resistor})] - R3$$

$$R1 = (V_{IN-Operating} / I_{Resistor}) - R2 - R3$$

#### Where:

 $V_{START}$  is the START pin threshold voltage (nominal 7V)  $V_{STOP}$  is the STOP pin threshold voltage (nominal 7V)  $V_{\text{IN-Start}}$  is the input voltage at which starting is desired  $V_{\text{IN-Stop}}$  is the input voltage at which shutdown is desired  $I_{\text{Resistor}}$  is the resistor divider current (>1 $\mu$ A)

## **Functional Description - Continued**

#### Start-Up Regulator

The start-up regulator guarantees a maximum V<sub>IN</sub> pin leakage current of  $6\mu A$  at 20V at the  $V_{\text{IN}}$  pin while it is inhibited by the START/STOP circuit. When the effective input voltage exceeds the programmed START voltage, the regulator is turned on and seeks to provide a nominal 2.9V at the V<sub>DD</sub> pin, which is the supply voltage for all internal circuitry within the HV9606 except the start/stop circuit. This regulator is capable of input voltages up to 250 Volts, which is the typical maximum arrester voltage limit used to provide protection on telephone wires. Due to the high voltage rating of the regulator the HV9606 can be used for applications operating from rectified AC mains up to 140Vrms. The regulator can supply a minimum of 5mA, which is sufficient to power the internal circuitry and provide gate drive power for the external MOSFET until the bootstrap circuit from the output of the PWM drives the voltage on the  $V_{\text{DD}}$  pin higher than the regulator set point. This forces the regulator to turn off and reduce the input current at the Vin pin to leakage levels. The V<sub>DD</sub> pin is typically bypassed with a capacitor of at least 1µF, which provides the peak currents required by the voltage doubler and in turn the gate driver for the external MOSFET.

For low power applications the circuit may be operated without bootstrapping. Care should be taken to assure that the power dissipation in the regulator does not become excessive, as it might be if the input voltage is high and the gate drive energy required is high (operating at high frequency).

Low voltage operation of the HV9606 is also possible by powering  $V_{\text{DD}}$  from supply voltages of 2.9V to 5.5V. In these applications the Vin, START and STOP pins should be connected to SGND pin. When powering only via  $V_{\text{DD}},$  the START/STOP control is not available and the startup regulator circuit is not used.

#### **V<sub>DD</sub> Under Voltage Lockout**

To guarantee correct operation, internal circuitry is held reset by an under voltage lockout ( $V_{\text{DD}}$  UVLO) until the regulator output voltage is at least 100mV below the startup regulator set point. To guarantee stable starting the  $V_{\text{DD}}$  UVLO has a hysteresis of 100mV.

#### Oscillator

The oscillator circuit operates at twice the PWM output frequency. The frequency can be programmed in the range of 30kHz to 800kHz by means of a single resistor connected from the RT pin to SGND. For a given frequency the value of the resistor can be calculated using the following equation:

$$R_T = [(1 / f_{OSC}) - 1x10^{-7}] / 42.6x10^{-12}$$

#### Synchronization

The SYNC pin is an input/output (I/O) port to a unique fault tolerant peer-to-peer and/or to master clock synchronization circuit. For synchronization the SYNC pins of multiple HV9606 based converters can be connected together and may also be connected to the open drain/collector output of an external master clock. When connected in this manner the oscillators will lock to the device with the highest operating frequency. The LOW duty cycle of an external master clock should not exceed 50%. When synchronized in this manner, a permanent logic HIGH or LOW condition on the SYNC pin will result in a loss of synchronization, but the HV9606 based converters will continue to operate at their individually set operating frequency. For this reason the SYNC pin is considered fault tolerant, since loss of synchronization will not result in total system failure.

Depending on the cumulative parasitic capacitance on the SYNC pin when connected in the above manner a pull up resistor may be required from the SYNC pin to the  $V_{\text{DD}}$  pin on each HV9606 based DC/DC converter circuit. The value of the resistor will depend on the cumulative parasitic capacitance and operating frequency.

#### **Voltage Doubler**

The HV9606 can operate on internal voltages ranging from 2.9V to 5.5V. It may be difficult to find power MOSFETs capable of operating with such low gate drive voltages. For this reason the HV9606 incorporates a voltage doubler circuit that generates a voltage on the VX2 pin that is approximately two times the  $V_{\text{DD}}$  voltage. This circuit uses capacitive charge transfer methods and requires the connection of a capacitor (typically  $0.01\mu\text{F})$  between the CA and CB pins as well as an energy storage capacitor (typically  $0.1\mu\text{F})$  connected from the VX2 pin to PGND pin. The voltage doubler operates at the PWM output frequency.

The gate driver output on the GATE pin operates from the VX2 voltage, logic level (5Volt) gate power MOSFETs may be used when  $V_{\text{DD}}$  is bootstrapped at 3.3V or standard (10V) gate MOSFETs may be used when  $V_{\text{DD}}$  is bootstrapped at 5V.

#### VX2 Under Voltage Lockout

To guarantee that sufficient gate drive voltage is available, an under voltage lockout circuit (VX2 UVLO) monitors the VX2 voltage. If the VX2 voltage drops below 4.5V the gate driver output of the PWM circuit is inhibited to prevent damage to the power MOSFET. This under voltage lockout has a hysteresis of 400mV to prevent spurious operation.

#### **Band Gap Reference**

The operating limits of all internal circuits, except the START/STOP circuit, are based on the !1% tolerance band gap reference voltage available on the REF pin. It is capable of delivering  $100\mu A$  for use by external circuitry without degrading the reference. A bypass capacitor of at least  $0.1\mu F$  should be connected from the REF pin to SGND pin.

## **Functional Description - Continued**

#### **Current Sense and Current Limit**

Current sensing is accomplished by means of a resistor connected in series with the source of the external power MOSFET. There are two independent comparators monitoring the voltage drop across this resistor. One provides absolute peak current limiting at  $0.5 V_{\text{REF}}$  and the other provides peak current feedback to the PWM control loop.

Gate charge, capacitive loading and reverse recovery of output rectifier reflected to the drain of the power MOSFET results in high current spike at the positive leading edge of gate drive when the MOSFET is turning on. This can result in false tripping of the current limit comparator or incorrect operation of the control loop. To prevent this condition an 85nSec leading edge current sense blanking circuit is incorporated in the HV9606. This blanking period is sufficient in most applications to achieve stable operation. However, additional filtering of the MOSFET turn on current spike may be added by connecting a resistor in series with the (CS) current sense pin and a capacitor from the current sense pin to SGND pin.

#### **Error Amplifier**

The error amplifier has a minimum gain bandwidth of 1MHz. The inverting and non-inverting inputs are available respectively at FB and NI pins and the amplifier output is available at the COMP pin. Maximum application flexibility is provided to the designer by having all terminals of the error amplifier available. The design of the error amplifier prevents its output from saturating to the high rail ( $V_{DD}$ ) thus providing very fast slew recovery capability.

### **Soft Start Control Circuit**

The soft start circuit provides a nominal constant current output of  $10\mu A$  at the SS pin for charging a capacitor connected to this pin. The instantaneous voltage on the SS pin determines the high limit of the error amplifier, thus forcing the PWM to start at minimum output duty cycle and slowly increase the duty cycle until stable closed loop operation is achieved. The value of the capacitor should be selected to achieve this stable closed loop operation before the voltage on the SS pin exceeds 1.2V at maximum output load on the DC/DC converter.

Soft start can only be initiated if the STATUS output of the SUPERVISOR circuit is low. The SS pin is pulled low, discharging the capacitor and engaging soft restart whenever the VX2 UVLO detects a low gate drive voltage.

## **PWM Circuit**

The current mode PWM circuit operates at one half the oscillator frequency with a duty cycle guaranteed not to exceed 50%. Its minimum pulse width (typically 130nSec) provides a wide dynamic control range especially when operating at low frequencies.

For the dynamic control range required by a given application the maximum operating frequency can be determined using the following equations.

$$t_{ON} = (V_{IN(MAX)} / V_{IN(MIN)}) x (P_{OUT(MAX)} / P_{OUT(MIN)}) x D_{MIN}$$

$$f_{OSC} = 2 f_{PWM} < 1 / t_{ON}$$

Where  $t_{\text{ON}}$  is the maximum gate drive output on time,  $V_{\text{IN(MAX)}}$  and  $V_{\text{IN(MIN)}}$  are the maximum and minimum input voltage,  $P_{\text{OUT(MAX)}}$  and  $P_{\text{OUT(MIN)}}$  are the maximum and minimum output power,  $D_{\text{MIN}}$  is the worst case minimum gate drive output duty cycle (195nSec),  $f_{\text{PWM}}$ 

is the maximum gate drive switching frequency and  $f_{\text{OSC}}$  is the maximum oscillator frequency.

#### **Supervisor Circuit**

The designer may use this voltage monitor circuit for various applications. The supervisor circuit controls the function of the soft start circuit, which will be enabled when the STATUS output pin is in a low state. The STATUS output pin is low when the voltage on the SENSE pin is less than  $0.85V_{\text{RFF}} - 100\text{mV}$ .

The supervisory circuit can be used to monitor the output voltage of the DC/DC converter. When used in this manner the STATUS output pin may be used as a supply monitor and power on reset (POR) for a micro controller whenever the supply voltage decays to a programmed voltage level. Using it in this manner in a non-isolated topology, where the output voltage is used for bootstrapping  $V_{\rm DD}$ , it will inhibit soft start as long as the output is within programmed limits, thereby providing a rapid restart after a short duration input voltage dropout. This allows the minimization of both input and output capacitors for a given system hold up time requirement. In an Isolated topology, sizing the  $V_{\rm DD}$  capacitor for a hold up time greater than the output hold up time requirement will similarly permit the minimization of the input and output capacitors.

The supervisory circuit can also be used as a high accuracy low input voltage detection and inhibit circuit by connecting the STATUS pin to the SS pin. Since the status pin has a  $10\mu A$  internal pull up it will double the charging current of the soft start capacitor, thus the soft start capacitor value needs to be doubled for the same soft start time. The SENSE pin may be connected through a resistor divider to any monitored voltage source (other than the output of the HV9606 based DC/DC converter) or to a logic output. When the voltage on the SENSE pin falls below  $0.85V_{REF}-100mV$ , the SS pin will be pulled low, thereby inhibiting the gate drive output and shutting down the converter. The oscillator will operate even though the GATE output is held low and the SYNC I/O pin will maintain synchronization with other system components or provide a clock signal to the system.

## Shut Down / Inhibit Operation


The HV9606 may be shut down or inhibited depending on the system requirements.

Pulling the STOP pin down to SGND will shut down the HV9606, placing it in a zero power (leakage only) mode where even the oscillator is halted. This pull down may be accomplished with a discrete MOSFET, an optocoupler, or the open drain/collector output of a logic gate with at least 20V breakdown rating. Using this shut down method will cause the SYNC pin to be pulled low, thus synchronization of other components connected to the SYNC line will be lost.


Provided the input voltage remains above the programmed stop threshold, inhibit of the PWM can be achieved by pulling the SS pin low to SGND, thereby forcing the gate drive output to a permanent low state and guaranteeing a soft restart when SS pin pull down is released. The internal start up regulator will power the HV9606 thus the oscillator will operate and the SYNC I/O pin will maintain synchronization with other system components or provide a clock signal to the system. This pull down could be accomplished with a discrete MOSFET, an optocoupler, or the open drain/collector output of a logic gate with at least a 5V breakdown rating.

# **Application Information**

## **Typical Semi-Isolated ISDN Circuit**



## **Typical Isolated ISDN Circuit**



# **Application Information**

## Typical Board Mounted Power (BMP) Supply

