

S3056

#### **FEATURES**

- SiGe BiCMOS technology
- Complies with Bellcore and ITU-T specifications for jitter tolerance, jitter transfer and jitter generation
- On-chip high frequency PLL with internal loop filter for clock recovery
- Supports clock recovery for: OC-48 (2488.32 Mbps), Fibre Channel (2125 Mbps), OC-24 (1244.16 Mbps), Gigabit Ethernet (1250 Mbps), Fibre Channel (1062.5 Mbps), OC-12 (622.08 Mbps), OC-3 (155.52 Mbps) NRZ data
- Selectable reference frequencies 19.44 MHz or 155.52 MHz (or equivalent Fibre Channel/ Gigabit Ethernet frequencies)
- Lock detect—monitors frequency of incoming data
- Low-jitter serial interface
- +3.3 V supply
- Compact 48 pin TQFP TEP package
- Typical power 620 mW


#### GENERAL DESCRIPTION

The function of the S3056 clock recovery unit is to derive high speed timing signals for SONET/SDH-based equipment. The S3056 is implemented using AMCC's proven Phase Locked Loop (PLL) technology. Figure 1 shows a typical network application.

The S3056 receives an OC-48, OC-24, OC-12, OC-3, Fibre Channel or Gigabit Ethernet scrambled NRZ signal and recovers the clock from the data. The chip outputs a differential bit clock and retimed data.

The S3056 utilizes an on-chip PLL which consists of a phase detector, a loop filter, and a Voltage Controlled Oscillator (VCO). The phase detector compares the phase relationship between the VCO output and the serial data input. A loop filter converts the phase detector output into a smooth DC voltage, and the DC voltage is input to the VCO whose frequency is varied by this voltage. A block diagram is shown in Figure 2.

Figure 1. System Block Diagram




#### S3056 OVERVIEW

The S3056 supports clock recovery for the OC-48, Fibre Channel (2125 Mbps), OC-24, Gigabit Ethernet, Fibre Channel (1062.5 Mbps), OC-12 or OC-3 data rate. Differential serial data is input to the chip at the specified rate, and clock recovery is performed on the incoming data stream. An external oscillator is required to minimize the PLL lock time, and provide a stable output clock source in the absence of serial input data. Retimed data and clock are output from the S3056.

#### Suggested Interface Devices

| Sumitomo   | OC-48 Optical Receiver |
|------------|------------------------|
| AMCC S3057 | OC-48 Transceiver      |

Figure 2. S3056 Functional Block Diagram







#### S3056 FUNCTIONAL DESCRIPTION

The S3056 clock recovery device performs the clock recovery function for SONET OC-48, Fibre Channel (2125 Mbps), OC-24, Gigabit Ethernet, Fibre Channel (1062.5 Mbps), OC-12 or OC-3 serial data links. The chip extracts the clock from the serial data inputs and provides retimed clock and data outputs. A 155.52/19.44 MHz (156.25/19.53 MHz for Gigabit Ethernet and 132.81/16.60 MHz for Fibre Channel) reference clock is required for phase locked loop start up and proper operation under loss of signal conditions. An integral prescaler and phase locked loop circuit is used to multiply this reference to the nominal bit rate. The input data rate is selected by the RATESEL inputs. (See Table 1.)

#### **Clock Recovery**

Clock recovery, as shown in the block diagram in Figure 2, generates a clock that is at the same frequency as the incoming data bit rate at the serial data input. The clock is phase aligned by a PLL so that it samples the data in the center of the data eye pattern.

The phase relationship between the edge transitions of the data and those of the generated clock are compared by a phase/frequency discriminator. Output pulses from the discriminator indicate the required direction of phase corrections. These pulses are smoothed by an integral loop filter. The output of the loop filter controls the frequency of the Voltage Controlled Oscillator (VCO), which generates the recovered clock.

Frequency stability without incoming data is guaranteed by an alternate reference input (REFCLK) that the PLL locks onto when data is lost. If the frequency of the incoming signal varies by a value greater than that stated in Table 7 with respect to REFCLKP/N, the PLL will be declared out of lock, and the PLL will lock to the reference clock. The assertion of SDN will also cause an out of lock condition.

The loop filter transfer function is optimized to enable the PLL to track the jitter, yet tolerate the minimum transition density expected in a received SONET data signal.

The total loop dynamics of the clock recovery PLL yield a jitter tolerance which exceeds the minimum tolerance proposed for SONET equipment by the Bellcore TA-NWT-000253 standard, shown in Figure 3.

#### **Lock Detect**

The S3056 contains a lock detect circuit which monitors the integrity of the serial data inputs. If the received serial data fails the frequency test, the PLL will be forced to lock to the local reference clock. This will maintain the correct frequency of the recovered clock output under loss of signal or loss of lock conditions. If the recovered clock frequency deviates from the local reference clock frequency by more than that stated in Table 7, the PLL will be declared out of lock. The lock detect circuit will poll the input data stream in an attempt to reacquire lock to data. If the recovered clock frequency is determined to be within that stated in Table 7, the PLL will be declared in lock and the lock detect output will go active. The assertion of SDN will also cause an out of lock condition.

Table 1. Data Rate Select

| RATESEL0 | RATESEL1 | Operating Mode   | REFCLK<br>Frequency |
|----------|----------|------------------|---------------------|
| 0        | 0        | OC-3             | 155.52/19.44        |
| 0        | 1        | OC-12            | 155.52/19.44        |
| 1        | 0        | OC-24            | 155.52/19.44        |
| 1        | 1        | OC-48            | 155.52/19.44        |
| 1        | 0        | Gigabit Ethernet | 156.25/19.53        |
| 1        | 0        | Fibre Channel    | 132.81/16.60        |
| 1        | 1        | Fibre Channel    | 132.81/16.60        |

Table 2. Reference Frequency Select

| REFSEL | Reference Frequency |  |  |  |  |  |  |
|--------|---------------------|--|--|--|--|--|--|
| 0      | 19.44 MHz           |  |  |  |  |  |  |
| 1      | 155.52 MHz          |  |  |  |  |  |  |



#### SONET JITTER CHARACTERISTICS

#### **Performance**

The S3056 PLL complies with the jitter specifications proposed for SONET/SDH equipment defined by the Bellcore Specifications: GR-253-CORE, Issue 2, December 1995 and ITU-T Recommendations: G.958 document, when used as specified.

#### **Input Jitter Tolerance**

Input jitter tolerance is defined as the peak to peak amplitude of sinusoidal jitter applied on the input signal that causes an equivalent 1 dB optical/electrical power penalty. SONET input jitter tolerance requirements are shown in Figure 3.

#### **Jitter Transfer**

The jitter transfer function is defined as the ratio of jitter on the output OC-N/STS-N signal to the jitter applied on the input OC-N/STS-N signal versus frequency. Jitter transfer requirements are shown in Figure 4. The measurement condition is that input sinusoidal jitter up to the mask level in Figure 4 be applied.

#### **Jitter Generation**

The jitter of the serial clock and serial data outputs shall not exceed the value specified in Table 7. when a serial data input with no jitter is presented to the serial data inputs. (See Table 7.)

Figure 3. Input Jitter Tolerance Specification





Figure 4. Jitter Transfer Specification



- 1. Bellcore Specifications: GR-253- CORE, Issue 2, December 1995.
- 2. ITU-T Recommendations: G.958.
- 3. Not specified in GR-253 or G.958.





# FIBRE CHANNEL JITTER CHARACTERISTICS

#### **Performance**

The S3056 PLL complies with the jitter specifications proposed for Fibre Channel equipment defined by the fibre channel methodology for Jitter specification.

#### **Input Jitter Tolerance**

Input jitter tolerance is defined as the peak to peak amplitude of sinusoidal jitter applied on the input signal that causes an equivalent 1 dB optical/electrical power penalty. Fibre Channel input jitter tolerance requirements are shown in Table 3.

#### **Jitter Generation**

The jitter of the serial clock and serial data outputs shall not exceed the value specified in Table 4 when a serial data input with no jitter is presented to the serial data inputs.

Table 3. Input Jitter Tolerance Specification at node  $\alpha_{_{R}}$ 

| Parameters       | Description                                               | Min  | Max | Units  |
|------------------|-----------------------------------------------------------|------|-----|--------|
| t <sub>FDJ</sub> | Frequency Dependent Jitter Tolerance (637 kHz to ≥ 5 MHz) | 0.10 | -   | UI p-p |
| t <sub>DJ</sub>  | Deterministic Jitter Tolerance (637 kHz – 531 MHz)        | 0.38 | _   | UI p-p |
| t <sub>RJ</sub>  | Random Jitter (637 kHz – 531 MHz)                         | 0.22 | _   | UI p-p |
| t <sub>TJ</sub>  | Total Jitter                                              | 0.70 | _   | UI p-p |

Table 4. Total Jitter Generation Specification at node  $\alpha_{\tau}$ 

| Parameters | Description          | Min | Max  | Units  |
|------------|----------------------|-----|------|--------|
| DJ         | Deterministic Jitter |     | 0.08 | UI p-p |
| TJ         | Total Jitter         |     | 0.23 | UI p-p |

Figure 5. Fibre Channel System Node Definition








Table 5. Pin Assignment and Descriptions

| Pin Name             | Level                                   | 1/0 | Pin#     | Description                                                                                                                                                                                                                                                                                                                                                                                                       |  |  |  |  |
|----------------------|-----------------------------------------|-----|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| SERDATIP<br>SERDATIN | Diff.<br>CML                            | I   | 3<br>2   | Serial Data In. Clock is recovered from the transitions on these inputs. Internally biased and terminated. (See Figure 10.)                                                                                                                                                                                                                                                                                       |  |  |  |  |
| BYPASS               | LVTTL                                   | ı   | 46       | Active High. Used to bypass the PLL. It allows transmission of data input without clock recovery. Bypass will be active only when SDN is inactive                                                                                                                                                                                                                                                                 |  |  |  |  |
| SDN                  | Single<br>Ended<br>LVPECL               | I   | 45       | Signal Detect. Active Low. A single-ended 10K PECL input to be drived by the external optical receiver module to indicate a loss of receivent optical power. When SDN is inactive, the data on the Serial Data (SERDATIP/N) pins will be internally forced to a constant zero, and to PLL will be forced to lock to the REFCLK inputs. When SDN is active data on the SERDATIP/N pins will be processed normally. |  |  |  |  |
| REFCLKP<br>REFCLKN   | Internally<br>Biased<br>Diff.<br>LVPECL | I   | 6<br>7   | Reference Clock. 155.52/19.44 MHz (or equivalent Fibre Channel Gigabit Ethernet frequency) input used to establish the initial operati frequency of the clock recovery PLL and also used as a standby clo in the absence of data, during reset or when SDN is inactive. International biased.                                                                                                                     |  |  |  |  |
| CAP1<br>CAP2         |                                         | ı   | 40<br>39 | Loop Filter Capacitor. The external loop filter capacitor and resistors are connected to these pins. (See Figure 14.)                                                                                                                                                                                                                                                                                             |  |  |  |  |
| LCKREFN              | LVTTL                                   | ı   | 17       | Lock to Reference. Active Low. When active, the serial clock output be forced to lock to the local reference clock input [REFCLK].                                                                                                                                                                                                                                                                                |  |  |  |  |
| RATESEL0<br>RATESEL1 | LVTTL                                   | ı   | 20<br>19 | Rate Select. Selects the operating mode (See Table 1.)                                                                                                                                                                                                                                                                                                                                                            |  |  |  |  |
| TESTCLK              | LVTTL                                   | ı   | 15       | Test Clock. Test input signal used for production test. Connect to Ground for normal operation. This input is internally pulled high.                                                                                                                                                                                                                                                                             |  |  |  |  |
| REFSEL               | LVTTL                                   | ı   | 18       | Selects the reference frequency (See Table 2.)                                                                                                                                                                                                                                                                                                                                                                    |  |  |  |  |
| RST                  | LVTTL                                   | ı   | 16       | Reset Input. Active High. Resets lock detect circuit and VCO divide-by-N circuit for production test.                                                                                                                                                                                                                                                                                                             |  |  |  |  |
| TESTEN               | LVTTL                                   | ı   | 47       | Test Enable. Active High. Bypasses the VCO for production test. Connect to Ground for normal operation. This input is internally pulled high.                                                                                                                                                                                                                                                                     |  |  |  |  |
| SERDATOP<br>SERDATON | Diff.<br>CML                            | 0   | 28<br>27 | Serial Data Out. This signal is the delayed version of the incoming da stream (SERDATIP/N) updated on the falling edge of Serial Clock O (SERCLKOP/N).                                                                                                                                                                                                                                                            |  |  |  |  |
| SERCLKOP<br>SERCLKON | Diff.<br>CML                            | 0   | 34<br>33 | Serial Clock Out. This signal is phase aligned with Serial Data Out (SERDATO). (See Figure 8.)                                                                                                                                                                                                                                                                                                                    |  |  |  |  |
| LOCKDET              | LVTTL                                   | 0   | 10       | Lock Detect. Clock recovery indicator. Set high when the internal clock recovery has locked onto the incoming data stream. LOCKDET is an asynchronous output.                                                                                                                                                                                                                                                     |  |  |  |  |
| TESTOUT              |                                         | 0   | 23       | Test Output. Leave open for normal operation.                                                                                                                                                                                                                                                                                                                                                                     |  |  |  |  |



S3056

## Table 5. Pin Assignment and Descriptions (Continued)

| Pin Name | Level | I/O | Pin#                                                     | Description            |  |  |
|----------|-------|-----|----------------------------------------------------------|------------------------|--|--|
| AVCC     | +3.3V | I   | 37<br>42                                                 | Analog power supply.   |  |  |
| AGND     | GND   | I   | 38, 41, 43                                               | Analog GND connection. |  |  |
| VCC      | +3.3V | _   | 1, 5, 9,<br>21, 24,<br>26, 29,<br>32, 35, 48             | Power Supply.          |  |  |
| GND      | GND   | I   | 4, 8, 11,<br>12, 13,<br>14, 22,<br>25, 30,<br>31, 36, 44 | Ground connection.     |  |  |



Figure 6. S3056 48 Pin TQFP/TEP Pinout








Figure 7. 48 Pin TQFP/TEP Package




Table 6. Thermal Management

| Device | Package Max Power | ⊖ја     |
|--------|-------------------|---------|
| S3056  | 832 mW            | 50° C/W |

# S3056

# MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT

Table 7. Performance Specifications


| Parameter                                                                                                    | Min   | Тур   | Max            | Units                | Condition                                                                                          |
|--------------------------------------------------------------------------------------------------------------|-------|-------|----------------|----------------------|----------------------------------------------------------------------------------------------------|
| VCO Operating Frequency                                                                                      | 2.125 | 2.488 | 2.5            | GHz                  |                                                                                                    |
| Data Output Jitter with VCO locked to REFCLK OC-48                                                           |       |       |                |                      |                                                                                                    |
| 19.44 MHz Ref. Clk.<br>155.52 MHz Ref. Clk.<br>OC-24                                                         |       |       | 0.08<br>0.01   | UI (rms)<br>UI (rms) | rms jitter<br>rms jitter                                                                           |
| 19.44 MHz Ref. Clk.<br>155.52 MHz Ref. Clk.<br>OC-12                                                         |       |       | 0.04<br>0.005  | UI (rms)<br>UI (rms) | rms jitter (Not tested)<br>rms jitter (Not tested)                                                 |
| 19.44 MHz Ref. Clk.<br>155.52 MHz Ref. Clk.<br>OC-3                                                          |       |       | 0.02<br>0.0025 | UI (rms)<br>UI (rms) | rms jitter<br>rms jitter                                                                           |
| 19.44 MHz Ref. Clk.<br>155.52 MHz Ref. Clk.                                                                  |       |       | 0.005<br>0.001 | UI (rms)<br>UI (rms) | rms jitter<br>rms jitter                                                                           |
| Data Output Jitter with VCO locked to SERDATIP/N STS-48                                                      |       |       | 0.01           | UI (rms)             | With no jitter on serial data inputs.                                                              |
| Reference Clock Frequency<br>Tolerance                                                                       | -100  |       | +100           | ppm                  |                                                                                                    |
| Acquisition Lock Time (OC-48) 19.44 MHz REFCLK (or equivalent Fibre Channel rate)                            |       |       | 1800           | μsec                 | Minimum transition density of 20%.<br>Guaranteed but not tested.<br>With device already powered up |
| 155.52 MHz REFCLK (or equivalent Fibre Channel rate)                                                         |       |       | 250            |                      | and valid ref. clk.                                                                                |
| Reference Clock<br>Input Duty Cycle                                                                          | 40    |       | 60             | % of UI              |                                                                                                    |
| Reference Clock Rise & Fall Times                                                                            |       |       | 1.5            | ns                   | 20% to 80% of amplitude.                                                                           |
| CML Output Rise & Fall Times                                                                                 |       | 100   | 150            | ps                   | 20% to 80%, 50 $\Omega$ load, 1 pF cap.                                                            |
| Frequency difference at which the PLL goes out of lock (REFCLK compared to the divided down VCO clock)       | 450   | 600   | 770            | ppm                  |                                                                                                    |
| Frequency difference at which the receive PLL goes into lock (REFCLK compared to the divided down VCO clock) | 220   | 300   | 390            | ppm                  |                                                                                                    |



Table 7. Performance Specifications (Continued)

| Parameter                                                                             | Min                       | Тур | Max | Units | Condition     |
|---------------------------------------------------------------------------------------|---------------------------|-----|-----|-------|---------------|
| t <sub>SU</sub>                                                                       |                           |     |     | ps    | See Figure 8. |
| OC-48/Fibre Channel (2125 Mbps)<br>OC-24/Fibre Channel (1062.5 Mbps)<br>OC-12<br>OC-3 | 100<br>250<br>500<br>2500 |     |     |       |               |
| t <sub>H</sub>                                                                        |                           |     |     | ps    | See Figure 8. |
| OC-48/Fibre Channel (2125 Mbps)<br>OC-24/Fibre Channel (1062.5 Mbps)<br>OC-12<br>OC-3 | 100<br>250<br>500<br>2500 |     |     |       |               |

Figure 8. Receiver Output Timing Diagram



Note: Output propagation delay time of high speed CML outputs is the time in pico seconds from the cross-over point of the reference signal to the cross-over point of the output.

Table 8. Jitter Tolerance Specifications

| Parameter                  | Min | Тур | Max | Units | Conditions                                                   |
|----------------------------|-----|-----|-----|-------|--------------------------------------------------------------|
| Jitter Tolerance<br>STS-48 | 0.4 | 0.5 |     | UI    | 1 MHz < f < 5 MHz<br>Data Pattern = 2 <sup>7</sup> -1 PRBS   |
| Jitter Tolerance<br>STS-24 |     |     |     |       |                                                              |
| Jitter Tolerance<br>STS-12 | 0.4 | 0.6 |     | UI    | 250 kHz < f < 5 MHz<br>Data Pattern = 2 <sup>7</sup> -1 PRBS |
| Jitter Tolerance<br>STS-3  | 0.4 | 0.8 |     | UI    | 65 kHz < f < 1 MHz<br>Data Pattern = 2 <sup>7</sup> -1 PRBS  |

S3056

# Table 9. Gigabit Ethernet Jitter Specifications

**MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT** 

| Parameter                                               | Min | Тур | Max | Units | Conditions                   |
|---------------------------------------------------------|-----|-----|-----|-------|------------------------------|
| t <sub>J</sub> Total Input Jitter Tolerance             | 599 |     |     | ps    | As specified in IEEE 802.3z. |
| t <sub>DJ</sub> Deterministic Input Jitter<br>Tolerance | 370 |     |     | ps    | As specified in IEEE 802.3z. |

Table 10. Recommended Operating Conditions

| Parameter                                      | Min   | Тур | Max             | Units |
|------------------------------------------------|-------|-----|-----------------|-------|
| Ambient Temperature Under Bias (Industrial)    | -40   |     | +85             | °C    |
| Voltage on V <sub>cc</sub> with respect to GND | 3.135 | 3.3 | 3.465           | V     |
| Voltage on any LVTTL Input Pin                 | 0     |     | V <sub>cc</sub> | V     |
| Voltage on any LVPECL Input Pin                | 0     |     | V <sub>cc</sub> | V     |
| I <sub>cc</sub> Supply Current <sup>1</sup>    |       | 187 | 240             | mA    |

<sup>1.</sup> Outputs open.

Table 11. Absolute Maximum Ratings

| Parameter                                      | Min  | Тур | Max             | Units |
|------------------------------------------------|------|-----|-----------------|-------|
| Storage Temperature                            | -65  |     | +150            | °C    |
| Voltage on V <sub>cc</sub> with respect to GND | -0.5 |     | 3.465           | V     |
| Voltage on any LVTTL Input Pin                 | -0.5 |     | V <sub>cc</sub> | V     |
| Voltage on any LVPECL Input Pin                | 0    |     | V <sub>cc</sub> | V     |
| LVTTL Output Sink Current                      |      |     | 8               | mA    |
| LVTTL Output Source Current                    |      |     | 8               | mA    |

#### **Electrostatic Discharge (ESD) Ratings**

The S3056 is rated to the following voltages based on the human body model:

Adherence to standards for ESD protection should be taken during the handling of the devices to ensure that the devices are not damaged. The standards to be used are defined in ANSI standard ANSI/ESD S20.20-1999, "Protection of Electrical and Electronic Parts, Assemblies and Equipment." Contact your local FAE or sales representative for applicable ESD application notes.

<sup>1.</sup> All pins are rated 100 Volts except pin # 40 (CAP1) and pin # 39 (CAP2).



### Table 12. CML Input DC Characteristics

| Parameters            | Description                      | Min | Тур | Max  | Units | Conditions    |
|-----------------------|----------------------------------|-----|-----|------|-------|---------------|
| $\Delta V_{INDIFF}$   | Differential Input Voltage Swing | 300 |     | 1900 | mV    | See Figure 9. |
| $\Delta V_{INSINGLE}$ | Single-ended Input Voltage Swing | 150 |     | 950  | mV    | See Figure 9. |
| R <sub>DIFF</sub>     | Differential Input Resistance    | 80  | 100 | 120  | Ω     |               |

#### Table 13. CML Output DC Characteristics

| Parameter                       | Description                                     | Min                      | Тур | Max                      | Units | Conditions                                           |
|---------------------------------|-------------------------------------------------|--------------------------|-----|--------------------------|-------|------------------------------------------------------|
| V <sub>oL</sub><br>(Data)       | CML Output Low Voltage                          | V <sub>cc</sub><br>-1.0  |     | V <sub>cc</sub><br>-0.65 | V     | 100 $\Omega$ line-to-line.                           |
| V <sub>OH</sub><br>(Data)       | CML Output High Voltage                         | V <sub>cc</sub><br>-0.35 |     | V <sub>cc</sub><br>-0.2  | V     | 100 $\Omega$ line-to-line.                           |
| ΔV <sub>OUTDIFF</sub> (Data)    | CML Serial Output Differential Voltage Swing    | 800                      |     | 1600                     | mV    | 100 $\Omega$ line-to-line. See Figure 9.             |
| ΔV <sub>OUTSINGLE</sub> (Data)  | CML Serial Output Single-ended Voltage Swing    | 400                      |     | 800                      | mV    | 100 $\Omega$ line-to-line at 2.5 Gbps. See Figure 9. |
| V <sub>OL</sub><br>(Clock)      | CML Output Low Voltage                          | V <sub>cc</sub><br>-1.5  |     | V <sub>cc</sub><br>-0.85 | V     | 100 $\Omega$ line-to-line.                           |
| V <sub>OH</sub><br>(Clock)      | CML Output High Voltage                         | V <sub>cc</sub><br>-0.5  |     | V <sub>cc</sub><br>-0.25 | V     | 100 $\Omega$ line-to-line.                           |
| ΔV <sub>OUTDIFF</sub> (Clock)   | CML Serial Output Differential Voltage<br>Swing | 800                      |     | 1800                     | mV    | 100 $\Omega$ line-to-line. See Figure 9.             |
| ΔV <sub>OUTSINGLE</sub> (Clock) | CML Serial Output Single-ended Voltage Swing    | 400                      |     | 900                      | mV    | 100 $\Omega$ line-to-line at 2.5 GHz. See Figure 9.  |

#### Table 14. LVTTL Input/Output DC Characteristics

| Symbol          | Description         | Min  | Тур | Max   | Unit | Conditions                                                    |
|-----------------|---------------------|------|-----|-------|------|---------------------------------------------------------------|
| V <sub>IH</sub> | Input High Voltage  | 2.0  |     | 3.465 | V    | TTL V <sub>CC</sub> = Max                                     |
| V <sub>IL</sub> | Input Low Voltage   | 0.0  |     | 0.8   | V    | TTL V <sub>cc</sub> = Max                                     |
| I <sub>IH</sub> | Input High Current  |      |     | 50    | μA   | V <sub>IN</sub> = 2.4 V                                       |
| I <sub>IL</sub> | Input Low Current   | -500 |     |       | μA   | V <sub>IN</sub> = 0.5 V                                       |
| V <sub>OH</sub> | Output High Voltage | 2.4  |     |       | V    | $V_{IH} = Min$<br>$V_{IL} = Max$<br>$I_{OH} = -100 \mu A$     |
| V <sub>oL</sub> | Output Low Voltage  |      |     | 0.5   | V    | $V_{IH} = Min$<br>$V_{IL} = Max$<br>$I_{OL} = 1.0 \text{ mA}$ |

Note: All parameters are specified with respect to the source termination and ground with  $V_{TTL}$  = Max. = 3.465 V.




Table 15. Single Ended LVPECL Input DC Characteristics

| Parameter       | Description        | Min                      | Тур | Max                     | Units | Conditions |
|-----------------|--------------------|--------------------------|-----|-------------------------|-------|------------|
| V <sub>IL</sub> | Input Low Voltage  | V <sub>cc</sub><br>-2.00 |     | V <sub>cc</sub><br>-1.4 | V     |            |
| V <sub>IH</sub> | Input High Voltage | V <sub>cc</sub><br>-1.2  |     | V <sub>cc</sub><br>–0.5 | V     |            |
| I <sub>IL</sub> | Input Low Current  | -100                     |     | 0                       | μΑ    |            |
| I <sub>IH</sub> | Input High Current | +50                      |     | 350                     | μΑ    |            |

Table 16. Internally Biased Differential LVPECL Input AC Characteristics

| Parameters            | Description                      | Min                      | Тур | Max                     | Units | Conditions              |
|-----------------------|----------------------------------|--------------------------|-----|-------------------------|-------|-------------------------|
| V <sub>IL</sub>       | Input Low Voltage                | V <sub>CC</sub><br>-2.00 |     | V <sub>cc</sub><br>-1.4 | V     |                         |
| V <sub>IH</sub>       | Input High Voltage               | V <sub>cc</sub><br>-1.2  |     | V <sub>cc</sub><br>-0.5 | V     |                         |
| I                     | Input Low Current                | -300                     |     | 0                       | μA    | $V_{IL} = V_{CC} - 2$   |
| I <sub>IH</sub>       | Input High Current               | <b>-</b> 50              |     | 100                     | μA    | $V_{IH} = V_{CC} - 0.5$ |
| $\Delta V_{INDIFF}$   | Differential Input Voltage Swing | 300                      |     | 1200                    | mV    | See Figure 9.           |
| $\Delta V_{INSINGLE}$ | Single-ended Input Voltage Swing | 150                      |     | 600                     | mV    | See Figure 9.           |

Figure 9. Differential Voltage Measurement



Note: V(+) - V(-) is the algebraic difference of the input signals.



Figure 10. +5V Differential PECL Driver to \$3056 Differential CML Input AC Coupled Termination




Figure 11. S3056 Differential CML Output to S3057/S3067 Terminations




Figure 12. +5V Differential PECL Driver to S3056 Reference Clock Input AC Coupled Termination






Figure 13. +3V Differential LVPECL Driver to S3056 Reference Clock Input DC Coupled Termination






Figure 14. Loop Filter Capacitor Connections



**Ordering Information** 

| Cracing information    |        |                      |
|------------------------|--------|----------------------|
| PREFIX                 | DEVICE | PACKAGE              |
| S – Integrated Circuit | 3056   | TT – 48 Pin TQFP/TEP |
|                        |        |                      |





# Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121 Phone: (858) 450-9333 • (800)755-2622 • Fax: (858) 450-9885 http://www.amcc.com

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.

Copyright ® 2000 Applied Micro Circuits Corporation

D151/R293