- HIGH EFFICIENCY UNIPOLAR STEPPER MOTOR DRIVER
- HIGH SPEED UNIPOLAR STEPPER MOTOR DRIVER
- SUPPLY VOLTAGE UP TO 46V
- PHASE CURRENT UPTO 1A
- UP TO 2A/PHASE IN DUAL CONFIGURATION
- PARALLEL CMOS $\mu \mathrm{P}$ INTERFACE FOR FULL/HALF STEP MOTOR ROTATION
- SERIAL INTERFACE FOR 6 BIT PROGRAMMING
- CLOSE/OPEN LOOP, 8 PWM CURRENT LEVELS
- DUAL PWM FREQUENCY SELECTION
- INPUT BIDIRECTIONALLY PROTECTED
- THERMAL SHUTDOWN


## DESCRIPTION

The L6223A is a programmable integrated system for driving a unipolar stepper motor. It is realized in Multipower BCD technology. The DMOS

## MULTIPOWER BCD TECHNOLOGY



POWERDIP
16+2+2

ORDERING NUMBER : L6223A
output stage, realized by a single upper DMOS switch and four lower DMOS, can deliver up to $1 \mathrm{~A} /$ phase with motor supply voltages up to 46 V . All inputs are CMOS and microprocessor compatible. An internal 6 -bit shift register allows the device to be programmed to select different duty cycles in open loop mode and different chopping frequencies in closed loop mode. When the current control is in closed loop mode it is also possible to select a reduced current chopping level to optimize system efficiency. The L6223A is de-

## BLOCK DIAGRAM



[^0]signed to work with a single sense resistor. During chopping $t(O F F)$ time the current is reduced by half, improving efficiency. Higher current applications can be achieved by paralleling two

L6223A. The L6223A is mounted in a 20-lead Powerdip package, $(16+2+2)$. Four ground leads conduct heat to dedicated heatsink area on the PCB.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Vss | Logic supply | 7 | V |
| Vs | Supply voltage | 50 | V |
| $V_{1}$ | Logic input voltage (*) | -0.3 V to $\mathrm{V}_{\text {SS }}$ |  |
| $\mathrm{V}_{0}$ | Output voltage | 100 | V |
| $V_{\text {Opeak }}$ | Output peak voltage (tpk $=5 \mu \mathrm{~s}, 10 \%$ d.c. $)$ | 125 | V |
| $\mathrm{Ipl}^{\text {l }}$ | Output sink peak current d.c. $10 \% \mathrm{t}(\mathrm{on})=10 \mu \mathrm{~s}$ | 3 | A |
| 1 ph | Output source peak current d.c. $10 \%, t(0 n)=10 \mu \mathrm{~s}$ | 6 | A |
| $P_{\text {tot }}$ | Total power dissipation: $\mathrm{T}_{\text {pins }}=90^{\circ} \mathrm{C}$ | 4.3 | W |
|  | $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}\left({ }^{* *}\right)$ | 2 | W |
| $V_{\text {sense }}$ | Sensing voltage | -1 V to $\mathrm{V}_{S S}$ |  |
| $\mathrm{T}_{\text {stg, }} \mathrm{T}_{\mathrm{j}}$ | Storage and junction temperature | - 40 to 150 | ${ }^{\circ} \mathrm{C}$ |

(*) Oscillator running
(**) $4 \mathrm{~cm}^{2}$ copper area on PCB, see fig. 34

PIN CONNECTION ( top wiew )


THERMAL DATA

| $R_{\text {thj-pins }}$ | Thermal Resistance Junction-pins | Max | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {thj-amb }}$ | Thermal Resistance Junction-ambient | Max | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN DESCRIPTION

| No. | Name | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,2 \\ & 18,19 \end{aligned}$ | $\begin{aligned} & \text { OUT2,OUT1 } \\ & \text { OUT4OUT3 } \end{aligned}$ | Outputs for motor windings. |
| 3 | BSTP | A bootstrap capacitor connected between this pin and COM will generate the internal overvoltage required for driving the gate of the upper DMOS. |
| 6 | COM | Output for common wire of motor. |
| $\begin{aligned} & 4,5 \\ & 16,17 \end{aligned}$ | GND | Common ground. Also provides heatsinking to PCB. |
| 7 | $\mathrm{V}_{\text {S }}$ | Power supply |
| 8 | DA/CLEV | Digital input. <br> 1) In PROGRAM MODE, operates in XOR with DA/OPLO to load data into 6-bit shift register. <br> 2) In OPERATING MODE, works with the other digital inputs to reduce the current level (see Table 2 and Table 3). |
| 9 | DA/OPLO | Digital input. <br> 1) In PROGRAM MODE, operates in XOR with DA/CLEV to load data into 6-bit shift register. <br> 2) In OPERATING MODE, selects current control method: open loop (H) or closed loop (L). |
| $\begin{aligned} & 10,11 \\ & 12,13 \end{aligned}$ | IN1,IN2 IN3,IN4 | Digital inputs. When all inputs are low level,the device is in PROGRAMMING MODE. <br> In OPERATING MODE: <br> 1) FULL MODE - IN1 to IN4 drive the motor phases. <br> A previous programming is requested. <br> 2) SIMPLIFIED MODE - IN1 and IN2 drive the phases, IN3 is ENABLE, IN4 works with DA/CLEV to enable the reduce current level. Previous programming not needed. |
| 14 | RC | Input for external RC network. Defines the higher of two possible chopping frequencies. If this pin is set to ground it will reset the IC. |
| 15 | $\mathrm{V}_{\text {SS }}$ | Logic supply. |
| 20 | SENSE | Output for sense resistor. |

ELECTRICAL CHARACTERISTICS $\left(T_{j}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{S}=42 \mathrm{~V}, \mathrm{~V} S \mathrm{~S}=5 \mathrm{~V}\right.$, external RC network: $\mathrm{R}=18 \mathrm{k} \Omega$, $\mathrm{C}=3.3 \mathrm{nF}$, unless otherwise specified).

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {S }}$ | Power Supply |  | 9 | 32 | 46 | V |
| Vss | Logic Supply |  | 4.5 | 5 | 5.5 | V |
| Is | Power Supply Quiescent Current | IN1, IN2, IN3, IN4 = L $\mathrm{RC}=0 \mathrm{~V} D A / C L E V=\mathrm{L}$ DA/OPLO = L |  | 2 | 4 | mA |
| Iss | Logic Supply Quiescent Current | IN1, IN2, IN3, IN4 = L $\mathrm{RC}=0 \mathrm{~V} D A / C L E V=\mathrm{L}$ DA/OPLO = L |  | 14 | 20 | mA |
| lob | Output Leakage Curr. | Vo $=100 \mathrm{~V}$ (Fig. 1) |  |  | 1 | mA |
| $\mathrm{V}_{\text {rs }}$ | Reset Threshold Voltage (Pin 14) |  |  |  | 0.9 | V |
| Tвоот | Bootstrap Refresh Pulse | $\mathrm{C}_{\text {boot }}=10 \mathrm{nF}$ |  | 3 | 5 | $\mu \mathrm{s}$ |

## SINK MOS

| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | ON Resistance | (Fig. 2a and Fig. 3) |  |  | 1.2 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## SOURCE MOS

| $R_{\mathrm{DS}(\mathrm{ON})}$ | ON Resistance | (Fig. 2b and Fig. 3) |  |  | 0.7 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

CURRENT CONTROL SECTION

| $V_{\text {ref }}$ | Internal Reference Volt. | DA/CLEV = L; IN4 = H <br> lo $100 \%$ nominal value | 0.475 | 0.5 | 0.525 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {(Osc) }}$ | Oscillator Frequency | (Fig. 20) | 18 | 20 | 22 | KHz |
| $\mathrm{t}_{\text {(dis) }}$ | RC Network Discharge <br> Time (ton min) | (Fig. 20) | 2.3 | 3 | 4.3 | $\mu \mathrm{~s}$ |
| $\mathrm{R}_{\text {int }}$ | Internal Discharge Resistor <br> (pin 14) |  | 1.2 |  | $\mathrm{k} \Omega$ |  |
| $\mathrm{T}_{\mathrm{w}}$ | Sense Filter Time Constant | (Fig. 4) | 1 | 1.4 | 2.3 | $\mu \mathrm{~s}$ |

## LOGIC LEVELS

| $\mathrm{V}_{(\mathrm{IN}) \mathrm{L}}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{(\mathrm{IN}) \mathrm{H}}$ | Input High Voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{SS}}$ | V |

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SWITCHING TIMING

| t2, t4 | Fall/Rise Time (IN1, 2, 3, 4) | $R_{\text {(load) }}=39 \Omega$ (Fig. 5) <br> Pure Resistive Load to $\mathrm{V}_{\mathrm{S}}$ |  |  | 250 | ns |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| t1, t3 | Input-Output Delay <br> (IN1, 2, 3, 4) | R(load) $=39 \Omega$ (Fig. 5) <br> Pure Resistive Load to $\mathrm{V}_{\mathrm{S}}$ |  |  | 700 | ns |
| tdPWm | Close Loop PWM <br> Control Delay | (Fig. 4) Note 1 |  | 1 | $\mu \mathrm{~s}$ |  |

PROGRAMMING TIMING

| t 1 | Loading Time | (Fig. 6) | 1.7 |  |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| t 2 | Protection Time | (Fig. 6) Note 2 | 0.2 |  |  | $\mu \mathrm{~s}$ |
| t3 | Data Set-up | (Fig. 6) | 0 |  |  | ns |
| t4 | Data Hold | (Fig. 6) | 1.6 |  |  | $\mu \mathrm{~s}$ |
| t5 | Setting Time | (Fig. 6) | 200 |  |  | ns |

Note 1) Upper DMOS turn ON delay when the signal is applied at the input comparator (point A in Fig. 4).
Note 2) Internal clock pulse is generated only if IN1...IN4 stay Low for almost $0.2 \mu \mathrm{~s}$. This delay avoids undesirable programmings.

Figure 1: Output leakage lol Test Circuit


Figure 2a: Source Output DMOS Rds(on) Test Circuit


Figure 2b: Sink Output DMOS RDS(ON)Test Circuit


Figure 4: Sense Filter RC Time Constant and PWM Closed Loop control Circuit


Figure 3: Typical normalized Rds(ON) vs. Junction temperature


Figure 5: Output Sink Current Delay vs Input Control


Figure 6: Programming Timing Diagram (see Block Diagram)


## BLOCK DIAGRAM DESCRIPTION

## Input Logic

Decodes the input signals $\operatorname{IN} 1$, IN2, IN3, IN4, DA/OPLO, and DA/CLEV for programming the device and driving the motor. The six inputs are CMOS compatible and can interface directly with a microprocessor.

## Predriver Stages

Drive the gates of the five DMOS. They interface the power section with the logic section. The internal inhibit, when activated, disables the power section. The reset initializes the shift register and disables the power section.

## 6 bit Shift Register

Internal memory which defines the working configuration of the device along with the input signals.

## Current Control

When selected with the input DA/OPLO = L (Closed Loop), it will maintain a constant output current level by chopping. The value of the reference voltage, which is compared to the sense voltage, is given by the Ref Block. The chopping frequency depends on bit C4.

## Ref Block

Defines the current chopping level according to bits C 0 and C 1 and the input signals.

## Fixed on Time

When selected with DA/OPLO $=\mathrm{H}$, it will define according to bits C 2 and C 3 the chopping duty cycle for the Open Loop mode. The chopping frequency is fixed.

## Oscillator

Provides the clock setting the S/R FLIP-FLOP that turn ON/OFF the upper DMOS (Fig. 22). The higher operative chopping frequency is defined by the external RC network (typically 20KHz). At the phase change a syncronous clock pulse is generated

## Reset Logic Block

Generates the reset signal for the logic at power on and disables the outputs. The reset can also be generated externally by setting the RC pin to less that 0.9 V .

## Thermal Protection

Disables the power section in case of over tem-

## perature condition.

## Charge Pump

Along with an external bootstrap capacitor connected between the BSTP and COM pins, this block generates the internal over voltage required to drive the upper DMOS on.

## Power Output

Driven by the Predriver Stages, it supplies the power for the motor windings.

## CIRCUIT OPERATION

The five N DMOS transistors of the output stage drive the unipolar motor windings, controlling the current by chopping. In particular, the four Low side (OUT1, OUT2, OUT3, OUT4) switch the phase configurations, and the High side DMOS (COM) is for chopping control.
For this transistor a charge pump circuit provides its necessary gate drive over voltage.
The microprocessor outputs are interfaced with the L6223A output stages through the input logic block. This block also protects the device from microprocessor output errors and failures from the power section back to the microprocessor outputs. The six digital inputs IN1, IN2, IN3, IN4, DA/CLEV, DA/OPLO, are decoded for motor control and rotation when in "Operating mode" and used for the internal six Bit memory programming when in "Programming Mode".
Table 1 shows the condition that selects these device status. The programming of the internal six bit memory sets operative conditions such as:

- PWM CURRENT LEVELS
- CHOPPING FREQUENCY
- LOGIC IN/OUT DECONDING

This memory works like a shift register. Each bit is introduced serially by decoding the IN1, IN2, IN3, IN4 low status for the internal clock pulse generation and by the DA/CLEV DA/OPLO, inputs in exor, as data in.
Figure 7 shows the six bit meaning.
In the operating mode two different input drive are possible. In SIMPLIFIED OPERATING MODE the IC needs few logic wire for the motor rotation, but only the full step driving sequence can be performed.

## Table 1

| Device status | Bit C5 | IN1 | IN2 | IN3 | IN4 | DA/CLEV | DA/OPLO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simplified mode operating | L | Phase A Driver | Phase B <br> Driver | Enable | Alternative Current Reduction "LOW" | Current Reductio Active "HIGH" | Open/Closed Loop current control |
| Full mode operating | H | Phase A | Phase $\overline{\mathrm{A}}$ driver | Phase B driver | Phase B driver |  |  |
| Programming mode | X | L | L | L | L | serial data in | serial data in |

Figure 7: Internal Six-Bit Shift Register Bit Functions


## CIRCUIT OPERATION (continued)

The FULL OPERATING MODE permits all the driving possibilities. The 4 low side DMOS transistors are drived directly by the 4 inputs $\operatorname{IN} 1$, IN2, IN3, IN4 which define directly the phases configuration. The chopping of the motor current can be in open loop or in close loop. When in open loop (fixed on-time block) the DA/OPLO pin is High and the motor current is not controlled but it mostly depends from the bits C2 nd C3. When in close loop the DA/OPLO is Low and the output current is controlled at a constant value defined by the internal reference and by the sensing resistor value. The internal reference depends by the programming bits $\mathrm{C}, \mathrm{C} 1$, and by the input configurations. During the power on sequence the reset circuitry prevents current spikes disabling the outputs and by resetting the memory.

## Power Section

The basic concept for the current control is explained by examining the winding pair phase $A$ (MA) in Figure 24. With Q5 $=\mathrm{ON}, \mathrm{Q} 2=\mathrm{OFF}$ the current rises until Rslp equals the comparator threshold value. The comparator output resets the

F/F and Q5 switches off. In this condition the current decay path begins as shown in Figure 25. The current value becomes $I_{p} / 2$, according to the double number of turns interested. In order to reduce the dissipation, Q2 is also driven on. Q5 remains off (PWM off time) up to a new clock pulse sets again the F/F. The winding current behaviour is shown in Figure 26.

Since during PWM off time the current value is half that of the on time and since in a typical application Toff $\gg$ Ton, the device dissipation is further reduced.

The five DMOS transistors are connected to the "predriver stages" block, that drives the DMOS gates, and interfaces them to the internal input logic. The "charge pump" provides correct voltage for Q5 UPPER DMOS gate drive by using the external bootstrap capacitor.

## Programming Mode

The Programming Mode is defined by the inputs $\operatorname{IN} 1=|N 2=\operatorname{IN} 3=| N 4=$ Low. When in PROGRAMMING MODE the outputs are disabled. The waveform shown in Fig. 8 represents one possible tim-
ing diagram for programming. When the inputs IN1...IN4 are together Low a clock pulse is generated internally which clocks a data bit into the shift register. If the time interval during which all four inputs are Low is less than $0.2 \mu \mathrm{~s}$, no clocks pulse in generated thus preventing undesirable programming. To generate another clock pulse at least one of the four inputs must first go High and then Low again. The first bit is loaded into C0 and after 6 clock pulse it will be in the C5 posistion. Two programming technique are suggested. The first (Fig. 8) uses IN4 in such a way that the
power section is disabled the total programming time (the carriage of the 6 programming bits). Fig. 9 shows another technique: the motor driving signals at the inputs IN1...IN4 are interrupted switching IN1...IN4 Low to carry a single bit. This permits the motor to be enabled for the $50 \%$ of total programming time. During the motor rotation it's suggested to program the device immediately after the motor phase change: this make neglectable the motor driving discontinuity due to the device programming.

Figure 8: Waveform for programming: the output is disabled during all the programming duration (see Table 4).


Figure 9: Waveform for programming: the output is disabled only when all four inputs are at the low level.


## Operating Mode

The bit C5 defines the two available input configurations.
C5 = H: FULL MODE OPERATING
The digital inputs have the following functions:

- IN1 drives OUT1 The output DMOS is ON
- IN2 drives OUT2 $>$ when the corrisponding in-
- IN3 drives OUT3
- IN4 drives OUT4
- DA/CLEV enables the current reduction (see Tab 2)
- DA/OPLO selects the motor current control mode (open or close loop).

Since each input drives one phase of the motor it is possible to work either in Half Step or in Full Step mode. DA/OPLO defines the current control mode as follow:

- DA/OPLO = H open loop
- DA/OPLO = L closed loop

The reduced current level is enabled by the inputs IN1, IN2, IN3, IN4 or by DA/CLEV (Tab. 2). The reduced current value depends from the bits CO , C1 (TAB. 5). The outputs are disabled when the inputs are in a prohibited state (Tab. 4).
C5 = L, SIMPLIFIED MODE OPERATING
When in SIMPLIFIED MODE OPERATING the inputs assume the following functions:

- IN1 drives Phase A
- IN2 drives Phase B
- IN3 ENABLE input (active High)
- IN4 enables the reduced current (Tab. 3)
- DA/CLEV enables the reduced current (Tab. 3)
- DA/OPLO selects the motor current control mode

The SIMPLIFIED MODE OPERATING configuration does not allow the drive of a unipolar motor in Half step.
The signal DA/OPLO functions as in FULL Mode Operation. When the current control is implemented in closed loop, the reduced current level is enabled by the inputs IN4, DA/CLEV (Tab. 3). The current reduction depends from the bits CO , C1 (Tab. 5).

## Open/Closed Loop Motor Current Control

The logic input DA/OPLO selects the current control mode as previously seen. When in open loop, the chopping frequency is that one as defined by the external RC network. In open loop are available three different $\mathrm{t}(\mathrm{ON})$, depending from the bits C2, C3 (Tab. 6), as a percentage of the RC discharge time $\mathrm{t}_{\text {(dis) }}$.

When in closed loop two different chopping frequencies are selectable by means of the bit C4 (Tab. 7). The higher is defined by the external RC network. The other one is exactely the half. In closed loop 5 different current levels are available: the nominal current level and four reduced current levels (Tab. 5). The nominal current level is set by an internal reference voltage of 0.5 V . The configuration of bits C0, C1 sets the reference voltage to a pecentage of the nominal value.

TRUTH TABLES (L = Low; H = High; X = don't care)

Table 2

| IN1 | IN2 | IN3 | IN4 | DA/CLEV | C/R $^{\text {* }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | X | X | X | $H$ |
| X | X | $H$ | $H$ | X | $H$ |
| H | $H$ | $H$ | $H$ | X | $H$ |
| X | X | X | X | $H$ | $H$ |

*) $\mathrm{C} / \mathrm{R}=\mathrm{H}$, reduced current

## Table 3

| IN4 | DA/CLEV | C/R |
| :---: | :---: | :---: |
| $L$ | X | $\mathrm{H}^{*}$ |
| X | H | $\mathrm{H}^{*}$ |
| H | L | $\mathrm{L}^{* *}$ |

*) Reduced current **) Nominal current

Table 4

| IN1 | IN2 | IN3 | IN4 | Output Stage |
| :---: | :---: | :---: | :---: | :---: |
| L | L | X | X | DISABLED |
| X | X | L | L | DISABLED |

Table 5

| C0 | C1 | Reduced Current Level (*) |
| :---: | :---: | :---: |
| L | L | $40 \%$ |
| L | H | $50 \%$ |
| H | L | $70 \%$ |
| H | H | $85 \%$ |

*) Nominal level percentage

Table 6

| C2 | C3 | $\mathbf{t}$ (ONN)/(OSC) ${ }^{*}$ |
| :---: | :---: | :---: |
| L | L | 75 |
| L | H | 50 |
| H | L | 100 |
| H | H | Output Disabled |

Table 7

| C4 | Chopping Frequency |
| :---: | :---: |
| L | 20 kHz |
| H | 10 kHz |

*) RC discharge time percentage

L6223A Operating Configuration vs. 6bits Shift Register Programming (External RC network: $\mathrm{R}=$ $18 \mathrm{k} \Omega \mathrm{C}=3,3 \mathrm{nF}$ )

| Nr | SHIFT REGISTER bITS |  |  |  |  |  | Full/Simpl. Operation Mode | Close Loop Frequency (kHz) | Open Loop t(ON) [\%] | Close Loop Current Level [\%] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C5 | C4 | C3 | C2 | C1 | C0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | S | 20 | 75 | 40\% |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | S | 20 | 75 | 70\% |
| 2 | 0 | 0 | 0 | 0 | 1 | 0 | S | 20 | 75 | 55\% |
| 3 | 0 | 0 | 0 | 0 | 1 | 1 | S | 20 | 75 | 85\% |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 | S | 20 | 100 | 40\% |
| 5 | 0 | 0 | 0 | 1 | 0 | 1 | S | 20 | 100 | 70\% |
| 6 | 0 | 0 | 0 | 1 | 1 | 0 | S | 20 | 100 | 55\% |
| 7 | 0 | 0 | 0 | 1 | 1 | 1 | S | 20 | 100 | 85\% |
| 8 | 0 | 0 | 1 | 0 | 0 | 0 | S | 20 | 50 | 40\% |
| 9 | 0 | 0 | 1 | 0 | 0 | 1 | S | 20 | 50 | 70\% |
| 10 | 0 | 0 | 1 | 0 | 1 | 0 | S | 20 | 50 | 55\% |
| 11 | 0 | 0 | 1 | 0 | 1 | 1 | S | 20 | 50 | 85\% |
| 12 | 0 | 0 | 1 | 1 | 0 | 0 | S | 20 | DISABLED | 40\% |
| 13 | 0 | 0 | 1 | 1 | 0 | 1 | S | 20 | DISABLED | 70\% |
| 14 | 0 | 0 | 1 | 1 | 1 | 0 | S | 20 | DISABLED | 55\% |
| 15 | 0 | 0 | 1 | 1 | 1 | 1 | S | 20 | DISABLED | 85\% |
| 16 | 0 | 1 | 0 | 0 | 0 | 0 | S | 10 | 75 | 40\% |
| 17 | 0 | 1 | 0 | 0 | 0 | 1 | S | 10 | 75 | 70\% |
| 18 | 0 | 1 | 0 | 0 | 1 | 0 | S | 10 | 75 | 55\% |
| 19 | 0 | 1 | 0 | 0 | 1 | 1 | S | 10 | 75 | 85\% |
| 20 | 0 | 1 | 0 | 1 | 0 | 0 | S | 10 | 100 | 40\% |
| 21 | 0 | 1 | 0 | 1 | 0 | 1 | S | 10 | 100 | 70\% |
| 22 | 0 | 1 | 0 | 1 | 1 | 0 | S | 10 | 100 | 55\% |
| 23 | 0 | 1 | 0 | 1 | 1 | 1 | S | 10 | 100 | 85\% |
| 24 | 0 | 1 | 1 | 0 | 0 | 0 | S | 10 | 50 | 40\% |
| 25 | 0 | 1 | 1 | 0 | 0 | 1 | S | 10 | 50 | 70\% |
| 26 | 0 | 1 | 1 | 0 | 1 | 0 | S | 10 | 50 | 55\% |
| 27 | 0 | 1 | 1 | 0 | 1 | 1 | S | 10 | 50 | 85\% |
| 28 | 0 | 1 | 1 | 1 | 0 | 0 | S | 10 | DISABLED | 40\% |
| 29 | 0 | 1 | 1 | 1 | 0 | 1 | S | 10 | DISABLED | 70\% |
| 30 | 0 | 1 | 1 | 1 | 1 | 0 | S | 10 | DISABLED | 55\% |
| 31 | 0 | 1 | 1 | 1 | 1 | 1 | S | 10 | DISABLED | 85\% |
| 32 | 1 | 0 | 0 | 0 | 0 | 0 | F | 20 | 75 | 40\% |
| 33 | 1 | 0 | 0 | 0 | 0 | 1 | F | 20 | 75 | 70\% |
| 34 | 1 | 0 | 0 | 0 | 1 | 0 | F | 20 | 75 | 55\% |
| 35 | 1 | 0 | 0 | 0 | 1 | 1 | F | 20 | 75 | 85\% |
| 36 | 1 | 0 | 0 | 1 | 0 | 0 | F | 20 | 100 | 40\% |
| 37 | 1 | 0 | 0 | 1 | 0 | 1 | F | 20 | 100 | 70\% |
| 38 | 1 | 0 | 0 | 1 | 1 | 0 | F | 20 | 100 | 55\% |

SCS-THOMSO
Rucroclecinonict

L6223A Operating Configuration vs. 6bits Shift Register Programming (Continued)

| Nr | SHIFT REGISTER bITS |  |  |  |  |  | Full/Simpl. Operation Mode | Close Loop Frequency (kHz) | Open Loop t(ON) [\%] | Close Loop Current Level [\%] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C5 | C4 | C3 | C2 | C1 | CO |  |  |  |  |
| 39 | 1 | 0 | 0 | 1 | 1 | 1 | F | 20 | 100 | 85\% |
| 40 | 1 | 0 | 1 | 0 | 0 | 0 | F | 20 | 50 | 40\% |
| 41 | 1 | 0 | 1 | 0 | 0 | 1 | F | 20 | 50 | 70\% |
| 42 | 1 | 0 | 1 | 0 | 1 | 0 | F | 20 | 50 | 55\% |
| 43 | 1 | 0 | 1 | 0 | 1 | 1 | F | 20 | 50 | 85\% |
| 44 | 1 | 0 | 1 | 1 | 0 | 0 | F | 20 | DISABLED | 40\% |
| 45 | 1 | 0 | 1 | 1 | 0 | 1 | F | 20 | DISABLED | 70\% |
| 46 | 1 | 0 | 1 | 1 | 1 | 0 | F | 20 | DISABLED | 55\% |
| 47 | 1 | 0 | 1 | 1 | 1 | 1 | F | 20 | DISABLED | 85\% |
| 48 | 1 | 1 | 0 | 0 | 0 | 0 | F | 10 | 75 | 40\% |
| 49 | 1 | 1 | 0 | 0 | 0 | 1 | F | 10 | 75 | 70\% |
| 50 | 1 | 1 | 0 | 0 | 1 | 0 | F | 10 | 75 | 55\% |
| 51 | 1 | 1 | 0 | 0 | 1 | 1 | F | 10 | 75 | 85\% |
| 52 | 1 | 1 | 0 | 1 | 0 | 0 | F | 10 | 100 | 40\% |
| 53 | 1 | 1 | 0 | 1 | 0 | 1 | F | 10 | 100 | 70\% |
| 54 | 1 | 1 | 0 | 1 | 1 | 0 | F | 10 | 100 | 55\% |
| 55 | 1 | 1 | 0 | 1 | 1 | 1 | F | 10 | 100 | 85\% |
| 56 | 1 | 1 | 1 | 0 | 0 | 0 | F | 10 | 50 | 40\% |
| 57 | 1 | 1 | 1 | 0 | 0 | 1 | F | 10 | 50 | 70\% |
| 58 | 1 | 1 | 1 | 0 | 1 | 0 | F | 10 | 50 | 55\% |
| 59 | 1 | 1 | 1 | 0 | 1 | 1 | F | 10 | 50 | 85\% |
| 60 | 1 | 1 | 1 | 1 | 0 | 0 | F | 10 | DISABLED | 40\% |
| 61 | 1 | 1 | 1 | 1 | 0 | 1 | F | 10 | DISABLED | 70\% |
| 62 | 1 | 1 | 1 | 1 | 1 | 0 | F | 10 | DISABLED | 55\% |
| 63 | 1 | 1 | 1 | 1 | 1 | 1 | F | 10 | DISABLED | 85\% |

## APPLICATION INFORMATION

## Single Device Application

Figure 10 shows a typical Single Device Application. With the shown external RC network, the higher chopping frequency is 20 kHz .

In the figure 11, 12 and 13 are shown the waveforms required to drive the motor in Half/Full Step in FULL MODE OPERATING (FMO) and SIMPLIFIED MODE OPERATING (SMO). The sense resistor defines the total motor current. This means that when two phases are ON, the sense current is two times the phase current. In this case the sense resistor value is $\mathrm{Rs}_{\mathrm{s}}=\left(\mathrm{V}_{\text {ref }} / 2 l_{\mathrm{p}}\right)$, where $\mathrm{V}_{\text {ref }}$ is the reference voltage and $I_{P}$ the phase current. We have supposed that the phase current is of the same intensity in the two phases. When only one phase in ON, the current flowing in the sensing resistor is the phase current: this occurs in half step driving mode. The Figures 14 and 15 show the envelope of the sensing voltage in full and half step respectively.
When current imbalance is not considered, this
envelope represents the current level $2 l_{p}$ controlled by the chopping when L6223A is working at $100 \%$ of current; in full step this level is constant while in half step two different levels are present (Figure 15). Actually, in full step two phases are always ON , and the chopping current level can be changed only by the controller. In half step when two phases are ON and L6223A is working at nominal current level $\left(21_{p}\right)$, but when only one phase is ON, L6223A selects automatically the reduced current. This level depends upon the programming bits. In Figure 15 the higher level represents the chopping at nominal value (two phases ON), the lower level the chopping at the reduced current (one phase ON). The negative peak shown in the figures represents the fast current recirculation at the phase change.

Fig. 15 shows also what happens when the reduced current level selected is at $70 \%$ of the nominal value. The motor torque is proportional to the vectorial sum of the phase currents: it can be seen that the unipolar stepper motor control actuated by L6223A in half step is at constant torque but not at constat current.

Figure 10: Typical Application Circuit using a single device: the max peak current capability is of $1 \mathrm{~A} /$ /phase ( $\mathrm{Rs}=0.25 \Omega$ )


Figure 11: Inputs for Half Step drive, single device FMO.


Figure 12: Inputs for Full Step drive, single device FMO.


Figure 13: Inputs for Full Step drive single device SMO.
$\square$

Figure 14: Peak current $21_{p}$ crossing the sense resistor $\mathrm{R}_{\mathrm{S}}$ in Full step drive. The phase sequence CCW is: $\mathrm{AB} \rightarrow \mathrm{BA} \rightarrow \overline{\mathrm{AB}} \rightarrow \mathrm{BA}$ (4 Full Steps, 2 phase ON )


Figure 15: Peak current ( $2 \mathrm{l}_{\mathrm{p}} / 2$ phase ON ) and reduced peak current ( $1.4 \mathrm{l}_{\mathrm{p}} / 1$ phase ON ) crossing the sense resistor $R_{S}$ in Half step drive. The phase sequence is: $A \rightarrow A B \rightarrow B \rightarrow B \bar{B} \rightarrow \bar{A} \rightarrow \overline{A B} \rightarrow B \rightarrow \overline{B A}$ (8 Half Steps, 1 phase ON and 2 phases ON alternatively)


Figure 16: Typical Application Circuit using 2 devices (Paralleled configuration): the max peak current capability is of $2 \mathrm{~A} /$ phase $\left(\mathrm{R}_{\mathrm{S}}=0.25 \Omega\right.$ )


## Dual Device Application

Fig. 16 shows how to drive one unipolar stepper motor by means of two L6223A Each device drives one phase of the motor. This permits doubling of the phase current. Since in this configuration each sense resistor controls the phase current (in Single only one sense resistor controls the total motor current), we have: $\mathrm{R}_{\mathrm{S}}=\left(\mathrm{V}_{\text {ref }} / \mathrm{lp}\right)$ where $\mathrm{V}_{\text {ref }}$ is the voltage reference and lp the phase current in the Dual that is coincident with
the chopping current. The configuration in the figure shows the only possible way to parallel two L6223A. The use of another configuration can cause serious demage to the IC during the programming. The waveforms required to drive the motor in half/full step are shown in Fig. 17 and 18: as it can be seen, the two L6223A are in SIMPLIFIED MODE OPERATING configuration. The half step drive can be achieved by driving the inputs IN3 which are ENABLE inputs.

Figure 17: Inputs for Half Step drive dual device SMO.


Figure 18: Inputs for Full Step drive single device SMO.


## Dot Matrix Printer Motor Driver

Fig. 19 shows how to drive the paper feed and the carriage motors by means of 3 L6223A using a very low wire number. The carriage motor is driven by two paralleled L6223A, the paper feed motor, which requires a lower current, uses one L6223A. The three ICs are working in SIMPLIFIED MODE OPERATING. The inputs IN1-IN2, IN3 are driven as previously seen (Single and Dual Device configuration). The inputs IN4 and

DA/CLEV are grounded so that the ICs work in reduced current levels. This means L6223A can select seven current levels through programming: four in closed loop and three in open loop. The input DA/OPLO is used to load the programming data; only the device in PROGRAMMING MODE is programmed. The two paralleled L6223A can deliver up to 2A/phase while the single L6223A, 1A/phase.

Figure 19: Dot Matrix Printer Motor Driver schematic diagram (See also fig. 10, 16).


## External RC Network (pin 14)

The external RC network provides the higher of the two possible chopping frequencies. The discharge time of the capacitor represents the minimum $\mathrm{t}_{(\mathrm{ON})}$ available in closed loop. In open loop it is possible to select a smaller $\mathrm{t}_{(0 \mathrm{O})}$, (see Fig. 20).

The $t_{(O N)}$ min defines the min current the IC can supply to the motor, as well as the protection "window". This window is necessary to mask the spike generated at the beginning of each chopping period (see Fig. 21a).

Figure 20: Oscillator waveform and timing.


The window must be large enough to mask this spike, without penalizing excessively the min current control. The capacitor C mainly defines the value of the window. The mathematical formulas to calculate the approximate values are:
$f_{(\text {osc })}=1 /(0.84 \bullet R C) \quad$ for $R>10 k \Omega$
toN $($ min $)=\mathrm{t}_{(\text {window })}=0.84 \bullet \mathrm{C} \bullet \mathrm{R} \bullet \mathrm{Rin}_{\text {in }} /\left(\mathrm{R}+\mathrm{Rin}_{\text {in }}\right)$
for $\mathrm{R}_{\mathrm{in}}=1.2 \mathrm{k} \Omega$
where $\mathrm{R}_{\text {in }}$ is the resistor internal to the IC for the capacitor discharging.

Figure21a: Relationshipbetweencapacitordischarge of the oscillator, window and sensing voltage


The behaviour of the oscillator at each phase change allows the L6223A to drive high speed unipolar stepper motors.
This is the main functional difference between the L6223A and the L6223 (see fig. 21b).
In the latter, the phase change starts only when the clock pulse sets the F-F (Fig. 22) that is when the capacitor voltage reaches the discharge threshold.
As a result, a variable delay between the leading edge of the input signal and the beginning of the current decay to zero can be expected.
Because of that, driving high speedy stepper motors is produced a noisy beating between chopping frequency and phase change rate.
In the L6223A as soon as the phase change is driven by the inputs, the oscillator voltage Jumps to its top level, a new discharge period is generated and the chopping transistor is switched ON (Q5 in fig. 22). The advantages are a motor phase change synchronous to the driving signal and no beating for whatever rotation speed. By setting pin 14 at a voltage equal or less than Vrs $=0.9 \mathrm{~V}$, when the IC is normally supplied and the oscillator is running, the 6 bit shift register is quickly reset and the power outputs are disabled: a delay of 700 nsec max must be expected.
The use of this behaviour to reset the device at the turn-on is not allowed; however the reset is

Figure 21b: Oscillator behaviour of the L6223 and of the L6223A (simplified waveforms).

automatically provided by the Logic Supply Voltage crossing the threshold of 3.5 V (typ.) both at the turn-ON and at the turn-OFF.

## Protection

The protection zeners on the outputs protect the IC from overvoltage during chopping and phase change. Actually, at the phase change, the outputs rise to a voltage equal to $\mathrm{V}_{\mathrm{o}}=2 \mathrm{~V}_{\mathrm{s}}+\mathrm{V}_{\mathrm{m}}$, where $\mathrm{V}_{\mathrm{s}}$ is the power supply and $\mathrm{V}_{\mathrm{m}}$ the product of the motor resistance Rm with the peak phase current lp. Vs is doubled because in the unipolar motor we have two coupled phases connected in series(phase $A$ and $\bar{A}, B$ and $B$ ) for each of the two windings of the motor (MA, MB see Fig. 22). The leakage inductance, seen from the outputs of the L6223A, can generate an overvoltage higher than $\mathrm{V}_{\mathrm{O}}$. To protect the IC, the zeners must be able to sustain a power of 400 W for 1 microsec and must be able to conduct at a voltage $\mathrm{V}_{\mathrm{z}}$ higher than $\mathrm{V}_{0}=2 \mathrm{~V}_{\mathrm{s}(\max )}+\mathrm{V}_{\mathrm{m}}$. It's important that during the transition, at the max operating ambient temperature, the zener conduction is guaranteed for a voltage lower than 125V (see Absolute Max Ratings). The ST-BZWO4-85 satisfies this requirement. The diode connected to the common protects this input from the undergounds due to the leakage inductances and/or the imbalancing between the phase currents.

Figure 22: Pover output configuration.


## Use of the Programming Mode

A typical application of the L6223A requires driving the motor according to Fig. 23a and Fig. 23b.
Starting from $\mathrm{t}_{0}=\mathrm{t}_{5}$ and continuing until $\mathrm{t}_{1}$ the motor is kept in stand-by; at time $\mathrm{t}_{1}$ begins an acceleration period that is completed at time $\mathrm{t}_{3}$. The motor then is driven at a contant speed until $t_{4}$, when the speed is decelerated and is stopped at $\mathrm{t}_{5}=\mathrm{t}_{0}$ for a new standby period.
During these events the L6223A can be programmed several times for different working modes. The most important parameter is the current through the windings of the stepper: at the time $t_{0} ; t_{1} ; t_{2} ; t_{3}$ and $t_{4}$ the current can be modified, for example, as it is shown in Fig. 23b. This behaviour allows the best motion control and, at the same time, optimizes efficency of the power output block of the I. C.
But this is not the best in terms of performances by programming: in fact, between $t_{1}$ and $t 5$ the device can be programmed to work in Closed Loop and to chop at half of the RC oscillator frequency during the time $t_{3}$ to $t_{4}$. In the stand-by condition the I. C. can be programmed to work in Open Loop mode where the current can be fixed by the reduction of the minimum Ton time ( $75 \%$ or $50 \%$ ) defined by the discharge time of the RC oscillator. Of course in this way the current can be modified by Supply Voltage changes; the same is not possible in Closed Loop operation where the device, in order to keep the windings current constant, modifies the Ton time: wide at low Vs and narrow at high $\mathrm{V}_{\mathrm{S}}$. This is the reason why when the motor is driven at a constant speed ( $\mathrm{t}_{3}$ to $\mathrm{t}_{4}$ ) with small current and high Supply Voltage, it could become necessary to program the lower chopping fre-
quency to allow a suitable Ton width otherwise the current of the windings would go out of control.
The motion profile, shown in Fig. 23a can be obtained when preferred, with only two program changes actuated while the motor is in stand-by. The current becomes as shown in Fig. 23c. The device can be programmed at to $=\mathrm{t}_{5}$ for $I_{\text {motor }}=$ $55 \%$ (stand-by) and at $t_{1}$ for $I_{\text {motor }}=70 \%$ : for both the actuations, the DA/CLEV is kept high to allow the program change, while, by keeping it to zero during $t_{1}-t_{3}$ and $t_{4}-t_{5}$, the current is automatically select as $100 \%$ (Fig. 23d). During $\mathrm{t}_{3}-\mathrm{t}_{4}$ the current is reduced according to the percentage programmed at the time $t_{1}$.
Power dissipation (Simplified method of calculation).
Here below the Full Step Operating Mode is considered; in addition, the following working conditions have been taken up:

1) Constant speed rotation of the driven unipolar stepper Motor.

Figure 23: a,b) Speed profile and motor current control change for the best efficency of the I.C.a c,d) Current control change by using DA/CLEV input only, during the stand-by period.

2) Back EMF (BEMF) equal to $80 \%$ of its peak during the phase change and equal to $50 \%$ of its peak during the chopping period.
3) Constant slope of the current during ton, toff and for power calculation during the phase change (See $\mathrm{t}_{1}$ in Fig. 27).
4) Current imbalance supposed to be zero.
5) Current ripple during the chopping neglegible. As was previously stated, the current chopping is obtained by means of one PWM Loop that controls the charge time ton of the inductance of the windings, $A$ and $B$ for example in fig. 22 .
This time starts each clock pulse and stops when Q5 is switched OFF because of the condition: $V_{\text {ref }}=2$ Rslp.
A factor 2 is required because the single sensing resistor $\mathrm{Rs}_{\mathrm{s}}$ is crossed by the peak current $\mathrm{Ip}_{\mathrm{p}}$ flowing through each of the two energized windings (A of MA; B of MB).
This configuration can produce an imbalance between the two peak currents because at the phase change the BEMF of one winding (MA) can be out of phase with respect to the BEMF of the other one (MB); in addition, an imbalance may also occur at the phase change when the Power Supply Voltage selected is too low and/or when one motor is driven with too large $\mathrm{Lm} / \mathrm{Rm}$ ratio.
Nevertheless in most of the applications the dissipated power is not increased and there is no significant change in torque.
During ton the current Ip, flowing through the phase A (seg. Fig. 24), is defined by Von
$\mathrm{V}_{\mathrm{ON}} \cong \mathrm{V}_{\mathrm{S}}-\mathrm{R}_{\text {tot }} \mathrm{Ip}-\mathrm{BEMF}$
where $R_{\text {tot }}=R_{S}+R_{m}+R_{\text {DSON tot }}$
in which $\mathrm{R}_{\mathrm{m}}$ is the winding resistance of the phase $A$ and $R_{\text {Dson tot }}$ is the sum of the RDson of Q1 and Q5: Rm and BEMF are not shown on the Figure 24.
At the end of ton, the current starts its slow decay and jumps to $\mathrm{I}_{\mathrm{p}} / 2$ (see Fig. 25) since the total inductance becomes four times $\mathrm{Lm}_{\mathrm{m}}$ (perfect coupling) that is the inductance of the phase A alone. The recirculation time toff is defined by:
Voff $\cong 2 B E M F+I P_{\text {P }}\left(R_{m}+R_{\text {dsonq1 }}\right)$
since $\mathrm{R}_{\mathrm{DSONQ}} 1=$ RDSONOQ2.
The current through Q1 is shown in Fig. 26: the current ripple is on $\mathrm{Ip}_{\mathrm{p}}$ and $\mathrm{I}_{\mathrm{P}} / 2$ during ton and toff respectively. It can be obtained the Duty Cycle:
DC = Voff / (2Von + Voff)
since $2 \mathrm{~V}_{\text {ON }}$ ton $=\mathrm{V}_{\text {off }}$ toff
The slow decay allows a small current ripple as earlier It is considered equal to zero. The current through the phases $A$ and $B$ can be seen in Fig. 27 where the $\operatorname{In} A$ and $\operatorname{InB}$ signals (see Fig. 22) are shown as well.
These two signals are $90^{\circ}$ out of phase with each other and they are $180^{\circ}$ out of phase with the corresponding inputs of the IC. In $\bar{A}$ and $\operatorname{In}$ B are not
shown in the Figure.
During the time Tp the motor goes through four steps and the rotation speed $\mathrm{V}_{\text {rot }}$ (step/sec) can be given by:
$V_{\text {rot }}=4 / T_{p}$.
By considering what was stated above, the following can be applied:

1) Dissipated power by the 4 sink power DMOS (Q1 to Q4).

$$
\mathrm{PdL} \cong \frac{4 \mathrm{R}_{\mathrm{DSONQ} 1} \mathrm{I}_{\mathrm{p}}^{2}}{\mathrm{~T}_{\mathrm{P}}}\left[\frac{\mathrm{~T}_{1}}{3}+\left(\frac{\mathrm{T}_{\mathrm{p}}}{2}+\mathrm{T}_{1}\right) \frac{1+\mathrm{DC}}{2}\right]
$$

2) Dissipated power by Q5 (PdH).

$$
\left.\mathrm{PdH} \cong 4 \mathrm{RDSONQ}_{\mathrm{DS}}\right|_{\mathrm{p}} ^{2}\left[\mathrm{DC}+\frac{\mathrm{T}_{1}}{\mathrm{~T}_{\mathrm{p}}}\left(\frac{4}{3}-4 \mathrm{DC}\right)\right]
$$

where the phase change duration is:

$$
\mathrm{T}_{1}=-\frac{\mathrm{L}_{\mathrm{m}}}{\mathrm{R}_{\mathrm{tot}}} \log _{\mathrm{e}}\left(1-\frac{2 \mathrm{R}_{\mathrm{tot}} \mathrm{I}_{\mathrm{p}}}{\mathrm{~V}_{\mathrm{s}}-1.6 \mathrm{BEMF}+\mathrm{R}_{\mathrm{tot}} \mathrm{I}_{\mathrm{p}}}\right)
$$

The chopping produces little power dissipation. It's value can be approximated by:
3) $\mathrm{Pdch} \cong 8 \cdot 10^{-3} \mathrm{~V}_{\mathrm{s}} \mathrm{I}_{\mathrm{p}}$

The sum of 1) +2 ) +3 ) gives the dissipated power of the output stage. To obtain the total amount of dissipated power it's necessary to include the power dissipation produced by the quiescent currents Is (from the power stage) and Iss (from the Logical circuits):
$\mathrm{P}_{\mathrm{do}}=\mathrm{V}_{\mathrm{s}} \mathrm{I}_{\mathrm{s}}+\mathrm{V}_{\mathrm{ss}} \mathrm{I}_{\mathrm{ss}}$,
considering Is constat versus Vs. Finally:
$P_{\text {tot }}=P d L+P d H+P d c h+P d o$

## Example

Supply Voltage $\quad V_{S}=36 \mathrm{~V}$
Logic Voltage $\quad V_{S S}=5 \mathrm{~V}$
Peak current (per phase) $l_{p}=0.7 \mathrm{~A}$
Motor resistance $\quad \mathrm{Rm}=9 \Omega$
Motor inductance $\quad \mathrm{Lm}=6 \mathrm{mH}$ at $\mathrm{T}_{\mathrm{amb}}=50^{\circ} \mathrm{C}$
Rotation speed $\quad V_{\text {rot }}=500 \mathrm{step} / \mathrm{sec}$ (const)
Peak of the BEMF BEMF $=1 \mathrm{Vp}$
Max ambient temperature $T_{a m b}=50^{\circ} \mathrm{C}$
Max junction temperature $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$
From the Electrical Characteristics of the L6223A
(Typical value):
Internal Reference Voltage $\mathrm{V}_{\text {ref }}=0.5 \mathrm{~V}$
Sink DMOS Rdson Rdson $L=1.2 \Omega$ at
Source DMOS RDSon RDSon $\mathrm{H}=0.7 \Omega>\mathrm{Tj}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ Power Supply Current Is $=4 \mathrm{~mA} \quad$ Worst
Logic Supply Current Iss $=20 \mathrm{~mA}>$ Case
From Fig. 3 (see pag. 6) the following is obtained: $\alpha \cong 1.65$ at $\mathrm{Tj}=125^{\circ} \mathrm{C}$.
The DMOS ON-Resistances become (worst case):
$R_{\text {DSON }} L=\alpha 1.2=2 \Omega$
Roson $H=\alpha 0.7=1.15 \Omega$
$\mathrm{R}_{\mathrm{S}}=0.36 \Omega$
$R_{\text {tot }}=12.5 \Omega$
$\mathrm{V}_{\mathrm{ON}}=26.24 \mathrm{~V}$
(During the chopping)
Voff $=9.7$
DC $=15.6 \%$
$\mathrm{T}_{\mathrm{p}}=8 \mathrm{msec}$
$\mathrm{T}_{1}=250 \mu \mathrm{~s}$
$\mathrm{PdL}=1.1 \mathrm{~W}$
$\mathrm{PdH}=0.4 \mathrm{~W}$
Pdch $=0.20 \mathrm{~W}$
$\mathrm{Pdo}=0.24 \mathrm{~W}$
At last:
$P_{\text {tot }}=1.94 \mathrm{~W}$
The needed thermal resistance between junction and ambient must be equal to:
$R_{\text {thj-amb }}=\frac{T_{\text {jmasc }}-T_{\text {ambmasc }}}{P} \cong 39^{\circ} \mathrm{C} / \mathrm{W}$
The worst case ${ }^{P}$ thtere considered requires an heatsink of $25^{\circ} \mathrm{C} / \mathrm{W}$. The calculation of the power dissipation by considering the current imbalance and by simulating a typical motion needed to carry the head of a printer for example, becomes full of difficulties. The use of the Personal Computer is helpful in such a case: few examples are shown from Fig. 28ab until Fig. 31 ab.
Each figure shows the Application Datas and one diagram where the Total Dissipated Power versus the peak of the motor current is plotted.
A max Ambient temperature of $70^{\circ} \mathrm{C}$ and a max junction temperature of $150^{\circ} \mathrm{C}$ have been considered for a few applications using one single device and a dual device configuration to drive one

Figure 24: Motor current Ip during ton (phase MA; Q5 and Rs sre common whit the phase MB).


Figure 25: Slow decay of the motor current $\mathrm{I}_{\mathrm{p}} / 2$ during $\mathrm{t}_{\text {off }}$ (phase MA).

stepper motor in the Full Step Mode.
The calculations consider three different conditions of heatsinking: the package with minimum dissipating copper area on the p.c.b. $\left(R_{\text {thj-amb }}=\right.$
$\left.55^{\circ} \mathrm{C}\right)$; the copper side of $6 \mathrm{~cm}^{2}\left(\mathrm{R}_{\text {thj-amb }}=\right.$ $40^{\circ} \mathrm{C} / \mathrm{W}$ - See Fig. 34) and the additional heatsink $\left(R_{\text {thj }}-\mathrm{amb}=30^{\circ} \mathrm{C} / \mathrm{W}\right)$.

Figure 26: Phase current waveform during chopping: the current decay during toff is halved.


Figure 27: Simplified waveforms of the current through the phase A (winding MA) and through the phase $B$ (winding MB). See also fig. 22.


Figure 28a: Single L6223A slow speed, Application Data.


Figure 28b: Total Power Dissipation. The vertical indicator tells us the max value of the current we can supply to the windings ( $\mathrm{lp}=0.8 \mathrm{~A}$ ). The peak current corresponding to the flat side of each of the three shown trends is not allowed


Figure 29a: Single L6223A high speed, Application Data.


Figure 29b: Total Power Dissipation.


Figure 30a: Dual L6223A slow speed, Application Data.


Figure 30b: Total Power Dissipation.


Figure 31a: Dual L6223A high speed, Application Data.


Figure 31b: Total Power Dissipation.


## Matching the L6223A with the motor.

For the correct design of the application the following notes must be considered.

* For low motor resistance and high supply voltage the L6223A minimum duty cycle may limit the minimum current at a value higher than requested.
In this case we suggest to reduce the window protection time changing the RC oscillator network. (See Fig. 21a and External RC Network).
* Only in single device application, for very low motor resistance, a large current imbalance may affect the correct motor rotation. Motor resistance value higher than 7 Ohm are generally recommended for 35V Power Supply.
* The correct motor winding execution is very important for the motor and the L6223A efficiency. A simple test is the measurement of the stray inductance between the central tap and the ends shorted together of each winding. Theoretically the inductance would be zero; values higher than $50 \mu \mathrm{H}$ may show poor motor quality.


## Computer Aided Development Board

An improvement in the application development and in system debugging can be obtained by means of the Personal Computer.
Interfacing the appliction with the PC, the motor can be driven directly by this in real time operation. This permits the testing in very short time and a lot of different motion configurations, during application debugging and optimization. Moreover, by paralleling more application boards, an efficient reliability test can be implemented.
The development board designed to drive L6223A in Single and Dual Device configuration is shown in Fig. 32a-b. Fig. 33 is the corresponding electrical circuit. On the board are mounted three L6223A: two for the Dual Device configuration and one for the Single Device. The three connectors J1, J2, J3 allow the application board to be interfaced with the PC and to be paralleled with another one. The remaining connectors provide the interface with the motor and the power and logic supply. The ground area has been sized to act as heatsink ( 35 micron thickness). When the copper area is not sufficient to dissipate the heat an external heatsink is required.

Figure 32a: L6223A p.c.b. (components side).


Figure 32b: L6223A p.c.b. (back side).


Figure 33: L6223A Development Board schematic diagram.


Figure 34: Rth with two "on board" square heatsink vs. side I.


Figure 35: Transient thermal resistance for single pulses


Thermal characteristics.
The p.c.b. copper size needed for a defined thermal resistance between junction and ambient is shown in Fig. 34. Fig. 35 and Fig. 36 are useful to
estimate the typical thermal resistance junction to ambient for a single pulse of peak power and for a repetetive peak respectively.

Figure 36: Peak transient Rth pulse width and Duty Cycle.


Notes on the p.c.b. design.
We recommend to observe the following layout rules to avoid application problems associated with ground loops and anomalous recirculation currents. The by-pass capacitors for the power and logic supply must to be kept as close to the IC as possible.
It's important to separate on the PCB board the logic and the power grounds avoiding that grounds traces of the logic signals cross the ground traces of the power signals. The starpoint grounding, the point of the board in which the logic ground meets the power ground, should be kept far enough away from where the power ground traces terminate to ground (sense resistors and protection zener diodes traces). This avoids interference with the logic signals. Be-
cause the IC uses the board as a heatsink the dissipating copper area must be sized in accordance with the required value of $\mathrm{R}_{\text {thiz-amb. }}$. It's important to provide a good filter for the logic supply, especially for the resistor of the oscillator network. In addition, the capacitor ground of the RC network must be as clean as possible. When the ground is used also to heatsink, it is helpful to use either a polistyrin capacitor or one with a low temperature coefficient. The value of the bootstrap capacitor is not a critical parameter, nevertheless the use of a capacitor of $10 \mathrm{nF} \pm 20 \%$ is recommended. A non-inductive resistor is the best way to implement the sensing, but when that is not possible, more metalfilm resistors of the same value can be paralleled.

POWERDIP20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 24.80 |  |  | 0.976 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 22.86 |  |  | 0.900 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| 1 |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.


[^0]:    This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

