## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89630 Series

## MB89635/T635/636/637/T637/P637/W637/PV630

## ■ DESCRIPTION

The MB89630 series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{\star}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, a UART, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, and a watch prescaler.
*: F²MC stands for FUJITSU Flexible Microcontroller.
DataSheet4U.com

## - FEATURES

- High-speed operating capability at low voltage
- Minimum execution time: $0.4 \mu \mathrm{~s} / 3.5 \mathrm{~V}, 0.8 \mu \mathrm{~s} / 2.7 \mathrm{~V}$
- $\mathrm{F}^{2} \mathrm{MC}$-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions
16-bit arithmetic operations
Test and branch instructions
Bit manipulation instructions, etc.

- Five types of timers

8-bit PWM timer: 2 channels (Also usable as a reload timer)
8 -bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc.)
16-bit timer/counter
21-bit time-base timer

- UART

CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)

- Serial interface

Switchable transfer direction to allows communication with various equipment.

- 10-bit A/D converter

Activation by an external input capable

## MB89630 Series

## (Continued)

- External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

- Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
Subclock mode
Watch mode

- Bus interface function

With hold and ready function

- PACKAGE



## MB89630 Series

## PRODUCT LINEUP

| Part number Parameter | MB89635 | MB89636 | MB89637 | MB89T635 | MB89T637 | MB89P637 | MB89W637 | MB89PV630 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM products) |  |  | External ROMproducts |  | One-time PROM product | EPROM product | Piggyback/ evaluation product (for evaluation and development) |
| ROM size | $\underset{\substack{\text { bits } \\ \text { (internal } \\ \text { mask ROM) }}}{16 \mathrm{~K} \times 8}$ | $\begin{gathered} 24 \mathrm{Kits} \times 8 \\ \text { bits } \\ \begin{array}{l} \text { (internal } \\ \text { mask ROM) } \end{array} \end{gathered}$ | $\underset{\substack{\text { bits } \\ \text { (internal } \\ \text { mask ROM) }}}{ }$ | Fixed to external ROM |  |  | $\times 8$ bits PROM, ming with purpose ogrammer) ogrammer) | $32 K \times 8$ bits (external ROM) |
| RAM size | $512 \times 8$ bits | $768 \times 8$ bits | $\begin{gathered} 1024 \times 8 \\ \text { bits } \end{gathered}$ | $\begin{gathered} 512 \times 8 \\ \text { bits } \end{gathered}$ | $1024 \times 8$ bits |  |  |  |
| CPU functions | Number of instructionns: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: 0.4 to $6.4 \mu \mathrm{~s} / 10 \mathrm{MHz}, 61 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ <br> Interrupt processing time: 3.6 to $57.6 \mu \mathrm{~s} / 10 \mathrm{MHz}, 562.5 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ |  |  |  |  |  |  |  |
| Ports | Input ports: 5 (All also serve as peripherals.) <br> Output ports (N-ch open-drain): 8 (All also serve as peripherals.) <br> I/O ports (N-ch open-drain): 4 (All also serve as peripherals.) <br> Output ports (CMOS): 8 (All also serve as bus control.) <br> I/O ports (CMOS): 28 (27 ports also serve as bus pins and peripherals.) <br> Total: 53 |  |  |  |  |  |  |  |
| Clock timer | 21 bits $\times 1$ (in main clock)/15 bits $\times 1$ (at 32.768 kHz ) |  |  |  |  |  |  |  |
| 8-bit PWM timer | 8 -bit reload timer operation (toggled output capable, operating clock cycle: $0.4 \mu \mathrm{~s}$ to 3.3 ms ) $\times 2$ channels <br> 7/8-bit resolution PWM operation (conversion cycle: $51.2 \mu \mathrm{~s}$ to 839 ms$) \times 2$ channels |  |  |  |  |  |  |  |
| 8-bit pulse width count timer | 8 -bit timer operation (overflow output capable, operating clock cycle: 0.4 to $12.8 \mu \mathrm{~s}$ ) 8 -bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to $12.8 \mu \mathrm{~s}$ ) 8 -bit pulse width measurement operation (continuous measurement capable, measurement of " H " pulse width/ "L" pulse width/ from $\uparrow$ to $\uparrow /$ from $\downarrow$ to $\downarrow$ capable) |  |  |  |  |  |  |  |
| 16-bit timer/ counter | 16-bit timer operation (operating clock cycle: $0.4 \mu \mathrm{~s}$ )16-bit event counter operation (rising edge/falling edge/both edge selectability) |  |  |  |  |  |  |  |
| 8-bit serial I/O | 8 bitsLSB first/MSB first selectabilityOne clock selectable from four transfer clocks(one external shift clock, three internal shift clocks: $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |  |  |  |  |  |
| UART | Switching two I/O systems by software capable Transfer data length ( 6,7 , and 8 bits) <br> Transfer rate ( 300 to 62500 bps . at 10 MHz osciliation) |  |  |  |  |  |  |  |
| 10-bit A/D converter | 10-bit resolution $\times 8$ channelsA/D conversion mode (conversion time: $13.2 \mu \mathrm{~s}$ )Sense mode (conversion time: $7.2 \mu \mathrm{~s}$ )Continuous activation by an external activation or an internal timer capable |  |  |  |  |  |  |  |

## MB89630 Series

(Continued)

| Part number | MB89635 | MB89636 | MB89637 | MB89T635 | MB89T637 | MB89P637 | MB89W637 | MB89PV630 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External interrupt input | 4 independent channels (edge selection, interrupt vector, source flag). <br> Rising edge/falling edge selectability <br> Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) |  |  |  |  |  |  |  |
| Standby mode | Sleep mode, stop mode, watch mode, and subclock mode |  |  |  |  |  |  |  |
| Process | CMOS |  |  |  |  |  |  |  |
| Operating voltage*1 | 2.2 V to 6.0 V |  |  | 2.7 V to 6.0 V |  |  |  |  |
| EPROM for use |  |  |  |  |  |  |  | MBM27C256A-20 |

*1: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV630, the voltage varies with the restrictions of the EPROM for use.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89635 <br> MB89T635 | MB89636 <br> MB89637 <br> MB89T637 | MB89P637 | MB89W637 | MB89PV630 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIP-64P-M01 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| DIP-64C-A06 | $\times$ | $\times$ | $\times$ | $\bigcirc$ | $\times$ |
| FPT-64P-M06 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| FPT-64P-M09 | $\bigcirc$ | $\bigcirc$ | $\times{ }^{*}$ | $\times$ | $\times$ |
| MDP-64C-P02 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| MQP-64C-P01 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

$O$ : Available $\quad x$ : Not available

* : To convert pin pitches, an adapter socket (manufacturer: Sun Hayato Co., Ltd.) is available. 64SD-64QF2-8L: For conversion from (DIP-64P-M01, DIP-64C-A06, or MDP-64C-P02) to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Note: For more information about each package, see section "■ Package Dimensions."

## MB89630 Series

## ■ DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

On the MB89P637/W637, the program area starts from address 8007н but on the MB89PV630 and MB89637 starts from 8000н.
(On the MB89P637/W637, addresses 8000н to 8006н comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV630/MB89637, addresses 8000 H to 8006 H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P637/ W637.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.


## 2. Current Consumption

- In the case of the MB89PV630, add the current consumed by the EPROM which connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following points:

- A pull-up resistor cannot be set for P50 to P53 on the MB89P637 and MB89W637.
- Options are fixed on the MB89PV630, MB89T635, and MB89T637.


## ■ CORRESPONDENCE BETWEEN THE MB89630 AND MB89630R SERIES

- The MB89630R series is the reduction version of the MB89630 series. For their differences, refer to the MB89630R series data sheet.
- The the MB89630 and MB89630R series consist of the following products:

| MB89630 series | MB89635 | MB89T635 | MB89636 | MB89637 | MB89P637 | MB89W637 | MB89PV630 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | MB89630R series | MB89635R | MB89T635R | MB89636R |  |  |  |

## MB89630 Series

## PIN ASSIGNMENT



## MB89630 Series



- Pin assignment on package top (MB89PV630 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | N.C. | 73 | A2 | 81 | N.C. | 89 | $\overline{\text { OE }}$ |
| 66 | VPp | 74 | A1 | 82 | O4 | 90 | N.C. |
| 67 | A12 | 75 | A0 | 83 | O5 | 91 | A11 |
| 68 | A7 | 76 | N.C. | 84 | O6 | 92 | A9 |
| 69 | A6 | 77 | O1 | 85 | O7 | 93 | A8 |
| 70 | A5 | 78 | O2 | 86 | O8 | 94 | A13 |
| 71 | A4 | 79 | O3 | 87 | $\overline{\text { CE }}$ | 95 | A14 |
| 72 | A3 | 80 | Vss | 88 | A10 | 96 | Vcc |

N.C.: Internally connected. Do not use.

## MB89630 Series

PIN DESCRIPTION

| Pin no. |  |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { SH-DIP*1 } \\ & \text { MDIP*2 } \end{aligned}$ | QFP2 ${ }^{3}$ | $\begin{aligned} & \mathbf{Q F P 1}^{+4} \\ & \text { MQFP }^{45} \end{aligned}$ |  |  |  |
| 30 | 22 | 23 | X0 | A | Main clock crystal oscillator pins |
| 31 | 23 | 24 | X1 |  |  |
| 28 | 20 | 21 | MOD0 | D | Operating mode selection pins Connect directly to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{ss}}$ |
| 29 | 21 | 22 | MOD1 |  |  |
| 27 | 19 | 20 | $\overline{\text { RST }}$ | C | Reset I/O pin <br> This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of " L ". |
| 56 to 49 | 48 to 41 | 49 to 42 | $\begin{aligned} & \text { P00/AD0 to } \\ & \text { P07/AD7 } \end{aligned}$ | F | General-purpose I/O ports When an external bus is used, these ports function as the multiplex pins of the lower address output and the data I/O. |
| 48 to 41 | 40 to 33 | 41 to 34 | $\begin{aligned} & \text { P10/A08 to } \\ & \text { P17/A157 } \end{aligned}$ | F | General-purpose I/O ports When an external bus is used, these ports function as an upper address output. |
| 40 | 32 | 33 | P20/BUFC ${ }^{\text {Dat }}$ | $\begin{gathered} \mathrm{H} \\ \text { Sheet4U } \\ \text { I } \end{gathered}$ | General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR. |
| 39 | 31 | 32 | P21/\AK | H | General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge by setting the BCTR. |
| 38 | 30 | 31 | P22/HRQ | F | General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR. |
| 37 | 29 | 30 | P23/RDY | F | General-purpose output-only port When an external bus is used, this port functions as a ready input. |
| 36 | 28 | 29 | P24/CLK | H | General-purpose output-only port When an external bus is used, this port functions as a clock output. |
| 35 | 27 | 28 | P25/ $\overline{\mathrm{WR}}$ | H | General-purpose output-only port When an external bus is used, this port functions as a write signal output. |
| 34 | 26 | 27 | P26/RD | H | General-purpose output-only port When an external bus is used, this port functions as a read signal output. |

[^0]*4: FPT-64P-M06
*5: MQP-M64C-P01

## MB89630 Series

(Continued)

| Pin no. |  |  | Pin name | Circuittype | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { SH-DIP } \\ \text { MDIP }{ }^{2} \end{array}$ | QFP2*3 | $\begin{aligned} & \text { QFP1 }^{+4} \\ & \text { MOFP }^{+5} \end{aligned}$ |  |  |  |
| 33 | 25 | 26 | P27/ALE | H | General-purpose output-only port When an external bus is used, this port functions as an address latch signal output. |
| 2 | 58 | 59 | P30/UCK1 | G | General-purpose I/O port Also serves as the clock I/O 1 for the UART. This port is a hysteresis input type. |
| 1 | 57 | 58 | P31/UO1 | F | General-purpose I/O port <br> Also serves as the data output 1 for the UART. |
| 63 | 55 | 56 | P32/UI1 | G | General-purpose I/O port Also serves as the data input 1 for the UART. This port is a hysteresis input type. |
| 62 | 54 | 55 | P33/SCK1 | G | General-purpose I/O port <br> Also serves as the data input for the 8 -bit serial I/O. This port is a hysteresis input type. |
| 61 | 53 | 54 | P34/SO1 | F | General-purpose I/O port <br> Also serves as the data output for the 8 -bit serial I/O. |
| 60 | 52 | 53 | P35/SI1 | G <br> taSheet4 | General-purpose I/O port <br> Also serves as the data input for the 8 -bit serial $\mathrm{I} / \mathrm{O}$. This port is a hysteresis input type. |
| 59 | 51 | 52 | P36/PWC | G | General-purpose I/O port Also serves as the measured pulse input for the 8 -bit pulse width counter. This port is a hysteresis input type. |
| 58 | 50 | 51 | P37/WTO | F | General-purpose I/O port <br> Also serves as the toggle output for the 8 -bit pulse width counter. |
| 6 | 62 | 63 | P40/UCK2 | G | General-purpose I/O port Also serves as the clock I/O 2 for the UART. This port is a hysteresis input type. |
| 5 | 61 | 62 | P41/UO2 | F | General-purpose I/O port <br> Also serves as the data output 2 for the UART. |
| 4 | 60 | 61 | P42/UI2 | G | General-purpose I/O port Also serves as the data input 2 for the UART. This port is a hysteresis input type. |
| 3 | 59 | 60 | P43/PTO1 | F | General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. |
| 10 | 2 | 3 | P50/ADST | K | General-purpose I/O port <br> Also serves as an A/D converter external activation. <br> This port is a hysteresis input type. |
| 9 | 1 | 2 | P51/BZ | J | General-purpose I/O port Also serves as a buzzer output. |

*1: DIP-64P-M01, DIP-64C-A06
*2:-MDP-64C-P02
*4: FPT-64P-M06
*3: FPT-64P-M09
*5: MQP-M64C-P01
(Continued)
www.DataSheet4U.com

## MB89630 Series

(Continued)

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP** } \\ & \text { MDIP }^{* 2} \end{aligned}$ | QFP2 ${ }^{3}$ | $\begin{aligned} & \text { QFP1 }^{+4} \\ & \text { MQFP }^{45} \end{aligned}$ |  |  |  |
| 8 | 64 | 1 | P52 | J | General-purpose I/O port |
| 7 | 63 | 64 | P53/PTO2 | J | General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. |
| 11 to 18 | 3 to 10 | 4 to 11 | $\begin{aligned} & \text { P60/ANO to } \\ & \text { P67/AN7 } \end{aligned}$ | 1 | N-ch open-drain output-only ports Also serve as an A/D converter analog input. |
| $\begin{aligned} & 26, \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { 18, } \\ & 17 \end{aligned}$ | $\begin{aligned} & 19, \\ & 18 \end{aligned}$ | P70/INT0/X1A, P71/INT1/X0A | B/E | Input-only ports <br> These ports are a hysteresis input type. <br> Also serve as an external interrupt input (at singleclock operation). <br> Subclock crystal oscillator pins (at dual-clock operation) |
| $\begin{aligned} & 24, \\ & 23 \end{aligned}$ | $\begin{aligned} & 16, \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 17, \\ & 16 \end{aligned}$ | P72/INT2, P73/INT3 | E | Input-only ports <br> Also serve as an external interrupt input. <br> These ports are a hysteresis input type. |
| 22 | 14 | 15 | P74/EC |  | General-purpose input port Also serves as the external clock input for the 16 -bit timer/counter. This port is a hysteresis input type. |
| 64 | 56 | 57 | Vcc | - | Power supply pin |
| 32, 57 | 24,49 | 25, 50 | Vss | - | Power supply (GND) pin |
| 19 | 11 | 12 | AVcc | - | A/D converter power supply pin |
| 20 | 12 | 13 | AVR | - | A/D converter reference voltage input pin |
| 21 | 13 | 14 | AVss | - | A/D converter power supply pin Use this pin at the same voltage as $\mathrm{V}_{\text {ss }}$. |

*1: DIP-64P-M01, DIP-64C-A06 *4: FPT-64P-M06
*2: MDP-64C-P02
*5: MQP-M64C-P01
*3: FPT-64P-M09

## MB89630 Series

- External EPROM pins (MB89PV630 only)

| Pin no. |  | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| MDIP | MQFP |  |  |  |
| 65 | 66 | Vpp | 0 | " H " level output pin |
| $\begin{aligned} & 66 \\ & 67 \\ & 68 \\ & 69 \\ & 70 \\ & 71 \\ & 72 \\ & 73 \\ & 74 \end{aligned}$ | $\begin{aligned} & 67 \\ & 68 \\ & 69 \\ & 70 \\ & 71 \\ & 72 \\ & 73 \\ & 74 \\ & 75 \end{aligned}$ | A12 A7 A6 A5 A4 A3 A2 A1 A0 | 0 | Address output pins |
| $\begin{aligned} & 75 \\ & 76 \\ & 77 \end{aligned}$ | $\begin{aligned} & 77 \\ & 78 \\ & 79 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | I | Data input pins |
| 78 | 80 | Vss | 0 | Power supply (GND) pin |
| $\begin{aligned} & 79 \\ & 80 \\ & 81 \\ & 82 \\ & 83 \end{aligned}$ | $\begin{aligned} & 82 \\ & 83 \\ & 84 \\ & 85 \\ & 86 \end{aligned}$ | O4 O5 06 07 08 | I | Data input pins |
| 84 | 87 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs " H " during standby. |
| 85 | 88 | A10 | 0 | Address output pin |
| 86 | 89 | $\overline{\mathrm{OE}}$ | 0 | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & \hline 87 \\ & 88 \\ & 89 \end{aligned}$ | $\begin{aligned} & 91 \\ & 92 \\ & 93 \end{aligned}$ | $\begin{aligned} & \text { A11 } \\ & \text { A9 } \\ & \text { A8 } \end{aligned}$ | 0 | Address output pins |
| 90 | 94 | A13 | 0 |  |
| 91 | 95 | A14 | 0 |  |
| 92 | 96 | Vcc | 0 | EPROM power supply pin |
| - | $\begin{aligned} & 65 \\ & 76 \\ & 81 \\ & 90 \end{aligned}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

## MB89630 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Crystal or ceramic oscillation type (main clock) External clock input selection versions of MB89PV630, MB89P637, MB89W637, MB89635, MB89T635, MB89636, MB89637, and MB89T637 <br> At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5 \mathrm{~V}$ |
|  |  | - Crystal or ceramic oscillation type (main clock) Oscillation selection versions of MB89PV630, MB89P637, MB89W637, MB89635, MB89T635, MB89636, MB89637, and MB89T637 <br> At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5 \mathrm{~V}$ |
| B |  | - Crystal or ceramic oscillation type (subclock) MB89PV630, MB89P637, MB89W637, MB89635, MB89636, and MB89637 with dual-clock system At an oscillation feedback resistor of approximately $4.5 \mathrm{M} \Omega / 5 \mathrm{~V}$ <br> ataSheet4U.com |
| C |  | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5 \mathrm{~V}$ <br> - Hysteresis input |
| D | $\square>$ |  |
| E |  | - Hysteresis input <br> - Pull-up resistor optional (except P70 and P71) |
| F |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional (except P22 and P23) |

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| H |  | - CMOS output |
| I |  | - Analog input |
| J |  | - CMOS input <br> - Pull-up resistor optional |
| K |  | - Hysteresis input <br> - Pull-up resistor optional |

## MB89630 Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( AV cc and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AV cc $=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use.

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V_{c c}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $\mathrm{V}_{\mathrm{cc}}$ ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (option selection) and wake-up from stop mode.

## MB89630 Series

## PROGRAMMING TO THE EPROM ON THE MB89P637

The MB89P637 is an OTPROM version of the MB89630 series.

## 1. Features

- 32-Kbytes PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode is illustrated below.


## 3. Programming to the EPPROM

In EPROM mode, the MB89P637 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.
However, the electronic signature mode cannot be used.
When the operating ROM area for a single chip is 32 Kbytes (8007н to FFFFH) the EPROM can be programmed as follows:

## MB89630 Series

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0007н to 7FFFн. (Note that addresses 8000 н to FFFFн in the operating mode assign to 0000 н to 7 FFFH in EPROM mode).
(3) Load option data into addresses 0000 н to 0006 of the EPROM programmer. (For information about each corresponding option, see "8. OTPROM Option Bit Map.").
(4) Program with the EPROM programmer.

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W -seconds/ $\mathrm{cm}^{2}$ is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms ( $\AA$ )) with intensity of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 A. Although erasure time will be much longer than with UV source at $2537 \AA$, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

## MB89630 Series

## 7. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
| :---: | :--- |
| DIP-64C-M01 | ROM-64SD-28DP-8L |
| FPT-64P-M06 | ROM-64QF-28DP-8L |
| FPT-64P-M09 | ROM-64QF2-28DP-8L |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 8. OTPROM Option Bit Map

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Oscillation stabilization (F/CH) |  |
| 0000H | Readable and writable | Readable and writable | Readable and writable | 1: Dual clock 0: Single clock | $\begin{aligned} & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & 11: 2^{18} \\ & 10: 2^{14} \end{aligned}$ | $\begin{aligned} & 01: 2^{17} \\ & 00: 2^{4} \end{aligned}$ |
| 0001H | $\begin{aligned} & \text { P07 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P06 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P05 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | P04 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | $\begin{aligned} & \text { P02 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P01 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | P00 Pull-up 1: No 0 : Yes |
| 0002н |  | P16 Pull-up 1: No 0 : Yes | P15 <br> Pull-up <br> 1: No <br> 0 : Yes |  |  |  |  |  |
| 0003H | $\begin{array}{\|l\|} \hline \text { P37 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{aligned} & \text { P36 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { o: Yes } \end{aligned}$ | $\begin{aligned} & \text { P35 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | P34tasheet4 <br> Pull -up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P33 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P32 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{array}{\|l} \text { P31 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{aligned} & \text { P30 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 0004H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | $\begin{aligned} & \text { P43 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P42 } \\ \text { Pull-up } \\ 1: \mathrm{No} \\ 0: ~ Y e s ~ \end{array}$ | $\begin{array}{\|l\|} \hline \text { P41 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | P40 Pull-up 1: No 0: Yes |
| 0005H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | $\begin{aligned} & \text { P74 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P73 } \\ & \text { Pull-up } \\ & \text { 1:No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P72 } \\ & \text { Pull-up } \\ & \text { 1:No } \\ & \text { 0: Yes } \end{aligned}$ | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |
| 0006н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Reserved bit <br> Readable and writable |

Notes: • Set each bit to 1 to erase.

- Do not write 0 to the blank bit.

The read value of the vacant bit is 1 , unless 0 is written to it.

- Always write 1 to the reserved bit.


## MB89630 Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :--- | :--- |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |
| LCC-32(Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

## 3. Memory Space

Memory space in each mode, such as 32 -Kbyte PROM, option area is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0006н to 7 FFFн.
(3) Program to 0000 to 7 7FFFr with the EPROM programmer.

## MB89630 Series

## BLOCK DIAGRAM


www.DataSheet4U.com

## MB89630 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89630 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630 series is structured as illustrated below.

## Memory Space


*1: The ROM area is an external area depending on the mode. The internal ROM cannot be used on the MB89T635 and MB89T637.
*2: Addresses 8000н to 8006н for the MB89P637 and MB89W637 comprise an option area, do not use this area for the MB89PV630 and MB89637.

## MB89630 Series

## 2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A16-bit register for index modification
Extra pointer (EP): A16-bit pointer for indicating a memory address
Stack pointer (SP): A16-bit register for indicating a stack area
Program status (PS): A16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



## MB89630 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | = no interrupt |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 |  |

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89630 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89653A (RAM $512 \times 8$ bits). The bank currently in use is indicated by the register bank pointer (RP).

## Register Bank Configuraiton



## MB89630 Series

## I/O MAP

| Address | Read/ write | Register name | Register description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00H | (R/W) | PDR0 | Port 0 data register | PD07 | PD06 | PD05 | PD04 | PD03 | PD02 | PD01 | PD00 |
| 01н | (W) | DDR0 | Port 0 data direction register | DD07 | DD06 | DD05 | DD04 | DD03 | DD02 | DD01 | DD00 |
| 02н | (R/W) | PDR1 | Port 1 data register | PD17 | PD16 | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 |
| 03H | (W) | DDR1 | Port 1 data direction register | DD17 | DD16 | DD15 | DD14 | DD13 | DD12 | DD11 | DD10 |
| 04н | (R/W) | PDR2 | Port 2 data register | PD27 | PD26 | PD25 | PD24 | PD23 | PD22 | PD21 | PD20 |
| 05H | (W) | BCTR | External bus pin control register | - | - | - | - | - | - | HLD | BUF |
| 06\% | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 07\% | (R/W) | SYCC | System clock control register | SMC | - | - | WT1 | WT0 | SCS | CS1 | CSO |
| 08H | (R/W) | STBC | System clock control register | STP | SLP | SPL | RST | TMD | - | - | - |
| 09н | (R/W) | WDTE | Watchdog timer control register | CS | - | - | - | WTE3 | WTE2 | WTE1 | WTE0 |
| 0 Ан $^{\text {¢ }}$ | (R/W) | TBCR | Time-base timer control register | TBOF | TBIE | - | - | - | TBC1 | TBC0 | TBR |
| OBH | (R/W) | WPCR | Watch prescaler control register | WIF | WIE | - | - | - | WS1 | WS0 | WCLR |
| 0C | (R/W) | CHG3 | Port 3 switching register | - | - | CG35 | CG34 | CG33 | - | - | - |
| ODн | (R/W) | PDR3 | Port 3 data register | PD37 | PD36 | PD35 | PD34 | PD33 | PD32 | PD31 | PD30 |
| ОЕн | (W) | DDR3 | Port 3 data direction register | DD37 | DD36 | DD35 | DD34 | DD33 | DD32 | DD31 | DD30 |
| OFH | (R/W) | PDR4 | Port 4 data register | - | - | - | - | PD43 | PD42 | PD41 | PD40 |
| 10 H | (W) | DDR4 | Port 4 data direction register | - | - | - | - | DD43 | DD42 | DD41 | DD40 |
| 11H | (R/W) | BUZR | Buzzer register | - | - | - | - | - | - | BUZ1 | BUZ0 |
| 12н | (R/W) | PDR5 | Port 5 data register | - | - | - | - | PD53 | PD52 | PD51 | PD50 |
| 13H | (R/W) | PDR6 | Port 6 data register | PD67 | PD66 | PD65 | PD64 | PD63 | PD62 | PD61 | PD60 |
| 14H | (R) | PDR7 | Port 7 data register | - | - | - | PD74 | PD73 | PD72 | PD71 | PD70 |
| 15 ${ }^{\text {H}}$ | (R/W) | PCR1 | PWC pulse width control register 1 | EN | TOE | IE | - | - | UF | IR | BF |
| 16н | (R/W) | PCR2 | PWC pulse width control register 2 | FC | RM | TO | - | C1 | C0 | W1 | W0 |
| 17\% | (R/W) | RLBR | PWC reload buffer register | RLB7 | RLB6 | RLB5 | RLB4 | RLB3 | RLB2 | RLB1 | RLB0 |
| 18H | (R/W) | TMCR | 16-bit timer control register | - | - | TCR | TCS1 | TCS0 | TCEF | TCIE | TCS |
| 19н | (R/W) | TCHR | 16-bit timer count register (H) | TC15 | TC14 | TC13 | TC12 | TC11 | TC10 | TC09 | TC08 |
| $1 \mathrm{AH}^{\text {}}$ | (R/W)) | TCLR | 16-bit timer count register (L) | TC07 | TC06 | TC05 | TC04 | TC03 | TC02 | TC01 | TC00 |
| 1Вн | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 1 CH | (R/W) | SMR1 | Serial mode register | SIOF | SIOE | SCKE | SOE | CKS1 | CKS0 | BDS | SST |
| 1洓 | (R/W) | SDR1 | Serial data register | SD07 | SD06 | SD05 | SD04 | SD03 | SD02 | SD01 | SD00 |
| $1 \mathrm{EH}_{\mathrm{H}}$ | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 1FH | Vacancy |  |  |  |  |  |  |  |  |  |  |

(Continued)

## MB89630 Series

(Continued)

| Address | Read/ write | Register name | Register description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 H | (R/W) | ADC1 | A/D converter control register 1 | ANS3 | ANS2 | ANS1 | ANSO | ADI | ADMV | SIFM | AD |
| 21H | (R/W) | ADC2 | A/D converter control register 2 | - | TIM1 | TIM0 | ADCK | ADIE | ADMD | EXT | TEST |
| 22 H | (R/W) | ADDH | A/D converter data register (H) | - | - | - | - | - | - | ADD9 | ADD8 |
| 23H | (R/W) | ADDL | A/D converter data register (L) | ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| 24 | (R/W) | EIC1 | External interrupt control register 1 | EIR1 |  | SEL1 | EIE1 | EIRO | INTE | SELO | EIE0 |
| 25H | (R/W) | EIC2 | External interrupt control register 2 | EIR3 | - | SEL3 | EIE3 | EIR2 | - | SEL2 | EIE2 |
| 26н | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 27H | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 28H | (R/W) | CNTR1 | PWM timer control register 1 | PTX1 | PTX2 | P7M1 | P7M2 | SC11 | SC10 | SC21 | SC20 |
| 29H | (R/W) | CNTR2 | PWM timer control register 2 | TPE1 | TPE2 | CK12 | - | TIR1 | TIR2 | TIE1 | TIE2 |
| 2 Ан $^{\text {}}$ | (R/W) | CNTR3 | PWM timer control register 3 | - | OE2 | OE3 | CH12 | - | - | - | - |
| 2 BH | (W) | COMR1 | PWM timer compare register 1 | CM17 | CM16 | CM15 | CM14 | CM13 | CM12 | CM11 | CM10 |
| $2 \mathrm{CH}_{\mathrm{H}}$ | (W) | COMR2 | PWM timer compare register 2 | CM27 | CM26 | CM25 | CM24 | CM23 | CM22 | CM21 | CM20 |
| $2 \mathrm{D}_{\mathrm{H}}$ | (R/W) | SMC | UART serial mode control register | PEN | SBL | MC1 | MC0 | SMDE | - | UCKE | UOE |
| $2 \mathrm{E}_{\mathrm{H}}$ | (R/W) | SRC | UART serial rate control register | - | - | CR | SCS1 | SCS0 | RC2 | RC1 | RC0 |
| 2 FH | (R/W) | SSD | UART serial status and data register | RDRF | ORFE | TDRE | TIE | RIE | PSEL | $\begin{array}{\|l\|} \hline \text { TD8/ } \\ \text { TP } \end{array}$ | $\begin{array}{\|l} \hline \text { RD8/ } \\ \text { RP } \end{array}$ |
| 30 H | $\begin{aligned} & (\mathrm{R}) \\ & (\mathrm{W}) \end{aligned}$ | SIDR SODR | UART serial input data register UART serial output data register | $\begin{array}{\|l} \text { SID7 } \\ \text { SOD7 } \end{array}$ | $\begin{aligned} & \text { SID6 } \\ & \text { SOD6 } \end{aligned}$ | $\begin{aligned} & \text { SID5 } \\ & \text { SOD5 } \end{aligned}$ | $\begin{aligned} & \mid \text { SID4 } \\ & \text { SOD4 } \end{aligned}$ | $\begin{aligned} & \text { SID3 } \\ & \text { SOD3 } \end{aligned}$ | $\begin{aligned} & \text { SID2 } \\ & \text { SOD2 } \end{aligned}$ | $\begin{aligned} & \text { SID1 } \\ & \text { SOD1 } \end{aligned}$ | $\begin{aligned} & \text { SID0 } \\ & \text { SOD0 } \end{aligned}$ |
| $\begin{gathered} 31_{\mathrm{H}} \\ \text { to } \\ 7 \mathrm{BH} \end{gathered}$ | Vacancy |  |  |  |  |  |  |  |  |  |  |
| 7 CH | (W) | ILR1 | Interrupt level setting register 1 | L31 | L30 | L21 | L20 | L11 | L10 | L01 | L00 |
| 7D | (W) | ILR2 | Interrupt level settingregister 2 | L71 | L70 | L61 | L60 | L51 | L50 | L41 | L40 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 | LB1 | LB0 | LA1 | LA0 | L91 | L90 | L81 | L80 |
| 7FH | Vacancy |  |  |  |  |  |  |  |  |  |  |

Notes: • Do not use vacancies.

-     - represents a vacant bit.


## MB89630 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $\left(\mathrm{AV}\right.$ ss $\left.=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | Vss-0.3 | Vss +7.0 | V | * |
|  | AV ${ }_{\text {cc }}$ | Vss-0.3 | Vss +7.0 | V | * |
| A/D converter reference input voltage | AVR | Vss-0.3 | Vss +7.0 | V | AVR must not exceed $\mathrm{AV} \mathrm{cc}+0.3$. |
| Input voltage | V | Vss-0.3 | Vcc +0.3 | V | Except P50 to P53 |
|  | $\mathrm{V}_{12}$ | Vss-0.3 | Vss +7.0 | V | P50 to P53 |
| Output voltage | Vo | Vss - 0.3 | Vcc +0.3 | V | Except P50 to P53 |
|  | Vo2 | Vss -0.3 | Vss +7.0 | V | P50 to P53 |
| "L" level maximum output current | loL | - | 20 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | £lolavata | SheetuU.co | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | \}  Іон  | - | -50 | mA |  |
| "H" level total average output current | £lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | PD | - | 500 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use AVcc and Vcc set at the same voltage.
Take care so that AV cc does not exceed V cc, such as when power is turned on.
Precautions:Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MB89630 Series

## 2. Recommended Operating Conditions

$(\mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V})$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max |  |  |
| Power supply voltage | Vcc | 2.2* | 6.0* | V | Normal operation assurance range* MB89635/637 |
|  |  | 2.7* | 6.0* | V | Normal operation assurance range* MB89PV630/P637/ W637/T635/T637 |
|  | AVcc | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVR | 3.0 | AV ${ }_{\text {cc }}$ | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."


Figure 1 Operating Voltage vs. Main Clock Operating Frequency
Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fch}$. Since the operating voltage range is dependent on the instruction cycle, see minimum execution timblif. 怆etaSheet $4 \mathrm{U} . \mathrm{com}$ operating speed is switched using a gear.

## MB89630 Series

## 3. DC Characteristics

(Continued)

## MB89630 Series

(Continued)
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{11}$ | Iccı | V cc | $\begin{aligned} & \mathrm{FCH}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=0.4 \mu \mathrm{~s} \end{aligned}$ | - | 12 | 20 | mA |  |
|  | Icc2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=6.4 \mu \mathrm{~s} \end{aligned}$ | - | 1.0 | 2 | mA | MB89635/T635/ 636/637/T637/ PV630 |
|  |  |  |  | - | 1.5 | 2.5 | mA | MB89P637/ W637 |
|  | Iccs 1 |  |  | - | 3 | 7 | mA |  |
|  | Iccs2 |  |  | - | 0.5 | 1.5 | mA |  |
|  | Iccl |  | $\begin{array}{\|l} \mathrm{FcL}=32.768 \mathrm{kHz}, \\ \mathrm{VCc}=3.0 \mathrm{~V} \\ \text { Subclock mode } \end{array}$ | - | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \text { MB89635/T635/ } \\ & 636 / 637 / T 637 / \\ & \text { PV630 } \end{aligned}$ |
|  |  |  |  | - | 500 | 700 | $\mu \mathrm{A}$ | MB89P637/ W637 |
|  | Iccls |  | $\begin{aligned} & \hline \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{VCC}=3.0 \mathrm{~V} \\ & \text { Subclock sleep } \\ & \text { mode } \end{aligned}$ | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Ісст |  | $\begin{aligned} & \mathrm{FcL}=32.768 \mathrm{kHz}, \\ & \mathrm{VCc}=3.0 \mathrm{~V} \end{aligned}$ <br> - Watch mode <br> - Main clock stop mode at dualclock system | - | 3 | 15 | $\mu \mathrm{A}$ |  |
|  | Іссн |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> - Subclock stop mode <br> - Main clock stop mode at singleclock system | - | - | 1 | $\mu \mathrm{A}$ |  |

## MB89630 Series

(Continued)

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{4}$ | IA | AVcc | $\begin{aligned} & \text { FCH }=10 \mathrm{MHz}, \\ & \text { when A/D } \\ & \text { conversion } \\ & \text { is activated } \end{aligned}$ | - | 6 | - | mA |  |
|  | Іан |  | $\begin{aligned} & \hline \text { FCH }=10 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { when A/D } \\ & \text { conversion } \\ & \text { is stopped } \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AV cc, AVss, $\mathrm{V}_{\mathrm{cc}}$, and $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: The power supply current is measured at the external clock.
In the case of the MB89PV630, the current consumed by the connected EPROM and ICE is not included.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
4. AC Characteristics
(1) Reset Timing

DataSheet $4 \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}$ Ss $=\mathrm{V}$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. |  |  |
|  |  |  |  |  |  |  |
| RST "L" pulse width | tzLZH | - | 48 thcyl | - | ns |  |



## MB89630 Series

## (2) Power-on Reset

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing
$\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | - | 1 | - | 10 | MHz |  |
|  | FcL | X0A, X1A |  | - | 32.768 | - | kHz |  |
| Clock cycle time | thcyL | X0, X1 |  | 100 | - | 1000 | ns |  |
|  | tıcyl | X0A, X1A |  | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{P}_{\mathrm{wL}} \end{aligned}$ | X0 |  | 20 | - | - | ns | External clock |
|  | PwLH Pwll | X0A |  | - | 15.2 | - | $\mu \mathrm{s}$ | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR } \\ & \text { tco } \end{aligned}$ | X0 |  | - | - | 10 | ns | External clock |

## MB89630 Series

X0 and X1 Timing and Conditions


## Main Clock Conditions



X0A and X1A Timing and Conditions


Subclock Conditions


## MB89630 Series

## (4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{s}$ | $(4 /$ Fch $)$ tinst $=0.4 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{ch}}=10 \mathrm{MHz}$ |
|  |  | 2/Fcı | $\mu \mathrm{S}$ | $\begin{aligned} & \text { tinst }=61.036 \mu \mathrm{~s} \text { when operating at } \\ & \mathrm{FcL}=32.768 \mathrm{kHz} \end{aligned}$ |

Note: When operating at 10 MHz , the cycle varies with the set execution time.

## (5) Clock Output Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Clock time | tovc | CLK | - | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcL | CLK |  | 1/4 tinst* -70 ns | 1/4 tinst* | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89630 Series

## (6) Bus Read Timing

$\left(\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%, 10 \mathrm{MHz}, \mathrm{A} \mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow \overline{\mathrm{RD}} \downarrow$ time | tavRL | RD, A15 to 08, AD7 to 0 | - | 1/4 tins** 64 ns | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}}$ pulse width | trLRH | $\overline{\mathrm{RD}}$ |  | $1 / 2$ tins**-20 ns | - | $\mu \mathrm{S}$ |  |
| Valid address $\rightarrow$ data read time | tavov | AD7 to 0, A15 to 08 |  | 1/2 tinst* | 200 | $\mu \mathrm{s}$ | No wait |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ data read time | triov | $\overline{\mathrm{RD}}, \mathrm{AD7}$ to 0 |  | $1 / 2$ tins** -80 ns | 120 | $\mu \mathrm{s}$ | No wait |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhox | AD7 to 0, $\overline{\text { RD }}$ |  | 0 | - | $\mu \mathrm{S}$ |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | trhLH | $\overline{\mathrm{RD}}$, ALE |  | $1 / 4$ tinst* -40 ns | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address loss time | trhax | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to 08 |  | $1 / 4$ tins** -40 ns | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trLCH | $\overline{\mathrm{RD}}$, CLK |  | $1 / 4$ tinst ${ }^{*}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{RD}} \uparrow$ time | tclre |  |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ BUFC $\downarrow$ time | trLbL | RD, BUFC |  | -5 | - | ns |  |
| BUFC $\uparrow \rightarrow$ valid address time | tbhav | A15 to 08, AD7 to 0, BUFC |  | 5 | - | ns |  |

* : For information on tinst, see "(4) Instruction Cycle?"Sheet4U.com



## MB89630 Series

## (7) Bus Write Timing

$\left(\mathrm{V} \mathrm{Cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{ch}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{Ss}=\mathrm{V} s \mathrm{Ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavLl | $\begin{aligned} & \text { AD7 to 0, ALE } \\ & \text { A15 to } 08 \end{aligned}$ | - | $1 / 4$ tinst $^{* 1}-64 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| ALE $\downarrow$ time $\rightarrow$ address loss time | tllax | $\begin{array}{\|l} \text { AD7 to 0, ALE } \\ \text { A15 to } 08 \end{array}$ |  | 5 | - | ns |  |
| Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time | tavwL | $\overline{\mathrm{WR}}$, ALE |  | 1/4 tinst ${ }^{* 1}-60 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\text { WR }}$ pulse width | twLwh | $\overline{\mathrm{WR}}$ |  | 1/2 tinst ${ }^{* 1}-20 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| Write data $\rightarrow \overline{\mathrm{WR}} \uparrow$ time | tovwh | AD7 to 0, WR |  | 1/2 tinst $^{* 1}-60 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ address loss time | twhax | $\begin{aligned} & \overline{\mathrm{WR},} \mathrm{~A} 15 \text { to } \\ & 08 \end{aligned}$ |  | $1 / 4$ tinst $^{* 1}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
|  | twhdx | AD7 to 0, WR |  | 1/4 tinst ${ }^{* 1}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time | twhLH | $\overline{\mathrm{WR}}, \mathrm{ALE}$ |  | $1 / 4$ tinst $^{* 1}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time | twlch | $\overline{W R}$, CLK |  | 1/4 tinst ${ }^{* 1}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{WR}} \uparrow$ time | tclwh |  |  | 0 | - | ns |  |
| ALE pulse width | tLHLL | ALE |  | 1/4 tinst ${ }^{\star+1}-35 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| ALE $\downarrow \rightarrow$ CLK $\uparrow$ time | tıLCH | ALE,CLK |  | $1 / 4$ tinst $^{* 1}-30 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |

*1: For information on tinst, see "(4) Instruction Cycle."
*2: This characteristics are also applicable to the bus read timing.


## MB89630 Series

## (8) Ready Input Timing

$\left(\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{ch}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{Ss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time | trvch | RDY, CLK | - | 60 | - | ns | * |
| CLK $\uparrow \rightarrow$ RDY loss time | tchyx |  |  | 0 | - | ns | * |

*: This characteristics are also applicable to the read cycle.


Note: The bus cycle is also extended in the read cycle in the same manner.

## MB89630 Series

## (9) Serial I/O Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | $\begin{aligned} & \text { SCK1, UCK1, } \\ & \text { UCK2 } \end{aligned}$ | Internal shift clock mode | 2 tins* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time UCK1 $\downarrow \rightarrow$ UO1 time UCK2 $\downarrow \rightarrow$ UO2 time | tsıov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { UCK1, UO1 } \\ & \text { UCK2, UO2 } \end{aligned}$ |  | -200 | 200 | ns |  |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid UI1 $\rightarrow$ UCK1 $\uparrow$ Valid UI2 $\rightarrow$ UCK2 $\uparrow$ | tivs | SI1, SCK1 Ul1, UCK1 UI2, UCK2 |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time UCK1 $\uparrow \rightarrow$ valid UI1 hold time UCK2 $\uparrow \rightarrow$ valid UI2 hold time | tshix | SCK1, SI1 UCK1, UI1 UCK2, UI2 |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tsHSL | $\begin{aligned} & \text { SCK1, UCK1, } \\ & \text { UCK? } \end{aligned}$ | External shift clock mode | 1 tins** | - | $\mu \mathrm{S}$ |  |
| Serial clock "L" pulse width | tsısh | $\begin{aligned} & \text { SCK1, UCK1, } \\ & \text { UCK? } \end{aligned}$ |  | 1 tins** | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time UCK1 $\downarrow \rightarrow$ UO1 time UCK2 $\downarrow \rightarrow$ UO2 time | tsıov | SCK1, SO1 UCK1, UO1 UCK2, UO2 |  | 0 | 200 | ns |  |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid U11 $\rightarrow$ UCK1 $\uparrow$ Valid UI2 $\rightarrow$ UCK2 $\uparrow$ | tivs | SII, SCK1 Ul1, UCK1 UI2, UCK2 |  | 1/2 tinst* | - | $\mu \mathrm{S}$ |  |
| SCK1 $\downarrow \rightarrow$ valid SI1 hold time UCK1 $\downarrow \rightarrow$ valid UI1 hold time UCK2 $\downarrow \rightarrow$ valid UI2 hold time | tshix | SCK1, SI1 UCK1, UI1 UCK2, UI2 |  | 1/2 tinst* | - | $\mu \mathrm{S}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## MB89630 Series

## Internal Shift Clock Mode



External Shift Clock Mode


## MB89630 Series

(10) Peripheral Input Timing
$\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıİH1 | PWC, INTO to INT3,EC | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | tIHLL |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tıIIH2 | ADST | $2^{8}$ tinst* | - | $\mu \mathrm{s}$ | A/D mode |
| Peripheral input "L" pulse width 2 | tIHIL2 |  | $2^{8}$ tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ | A/D mode |
| Peripheral input "H" pulse width 3 | tıLінз | ADST | $2^{8}$ tinst $^{*}$ | - | $\mu \mathrm{s}$ | Sense mode |
| Peripheral input "L" pulse width 3 | tiHLL3 |  | $2^{8}$ tinst* | - | $\mu \mathrm{s}$ | Sense mode |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89630 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | 10 | bit | At $A V \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}$ |
| Linearity error |  |  | - | - | $\pm 2.0$ | LSB |  |
| Differential linearity error |  |  | - | - | $\pm 1.5$ | LSB |  |
| Total error |  |  | - | - | $\pm 3.0$ | LSB |  |
| Zero transition voltage | Vот | AN0 to AN7 | AVss - 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | mV |  |
| Full-scale transition voltage | $V_{\text {fst }}$ |  | AVR - 3.5 LSB | AVR - 1.5 LSB | AVR + 0.5 LSB | mV |  |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| A/D mode conversion time |  |  | - | 13.2 | - | $\mu \mathrm{s}$ | At 10 MHz oscillation |
| Analog port input current | IAIN | ANO to AN7 | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  | 0.0 | - | AVR | V |  |
| Reference voltage |  | AVR | 0.0 | - | AV ${ }_{\text {cc }}$ | V |  |
| Reference voltage supply current | IR |  | - | 200 | - | $\mu \mathrm{A}$ | $\mathrm{AVR}=5.0 \mathrm{~V}$ |

Precautions: - The smaller the | AVR-AVss |, the greater the error would become relatively.

- The output impedance of the external circuit for the analog input must satisfy the following conditions: Output impedance of the external circuit < Approx. $10 \mathrm{k} \Omega$
If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time $=6 \mu \mathrm{~s}$ at 10 MHz oscillation.)


## Analog Input Circuit Model



Note: The values mentioned here should be used as a guideline.

## MB89630 Series

## 6. A/D Converter Glossary

- Resolution

Analog changes that are identifiable with the A/D converter.

- Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftrightarrow 0000000001$ ") with the full-scale transition point ("11 11111110" " "11 1111 1111") from actual conversion characteristics

- Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise

(Continued)

## MB89630 Series

(Continued)


## MB89630 Series

## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

(2) "H" Level Output Voltage


DataShe

## (3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)


(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

$\mathrm{V}_{\text {нн: }}$ : Threshold when input voltage in hysteresis characteristics is set to " H " level
Vils: Threshold when input voltage in hysteresis characteristics is set to " $L$ " level

## MB89630 Series

## (5) Power Supply Current (External Clock)




DataSheet4U.com


## MB89630 Series

(Continued)

(6) Pull-up Resistance


## MB89630 Series

## - INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :---: |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulatora5 (8 bits) com |
| IX | Index register IX (16 bits) |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i = 0 to 7) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ( $\times$ ) | Indicates that the contents of $x$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ( $\times$ ) | The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
~: $\quad$ The number of instructions
\#: $\quad$ The number of bytes
Operation: Operation of an instruction
TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH prior to the instruction executed.
- 00 becomes 00.
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}$ : An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.


## MB89630 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(A)$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ (ext) $\leftarrow(A)$ | - | - | - |  | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(A)$ | - | - | - |  | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | (A) $\leftarrow$ d 8 | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow($ (IX) + off $)$ | AL | - | - | + + - - | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow($ ext $)$ | AL | - | - | + + - - | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}(A)\end{array}\right)$ | AL | - | - | + +-- | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + + - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | $(\mathrm{dir}) \leftarrow \mathrm{d} 8$ | - | - | - | --- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | $($ (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $((E P)) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - |  | 88 to 8 F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(A H),($ dir +1$) \leftarrow(A L)$ | - | - | - |  | D5 |
| MOVW @IX +off,A | 5 | 2 | $\left\lvert\, \begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}\right.$ | - | - | - | --- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - |  | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + + -- | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow\left(\right.$ dir $\left._{4}+1\right)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}, \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + +-- | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow($ ext $),(\mathrm{AL}) \leftarrow($ ext + 1) | AL | AH | dH | + + - - | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow(\mathrm{A}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{A})+1)$ | AL | AH | dH | + +-- | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}), \mathrm{l}(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + +-- | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | --- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | --- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | -- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | -- | E1 |
| MOVW A,SP | 2 |  | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH |  | F1 |
| MOV @A,T | 3 | 1 | $($ ( A$) \mathrm{)} \leftarrow(\mathrm{~T})$ | - | - | - |  | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | --- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | --- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow$ (PS) | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | --- - | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Note: During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.
Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

## MB89630 Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{dir})+\mathrm{C}$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | (A) $\leftarrow(\mathrm{A})+($ (IX) + off $)+\mathrm{C}$ | - | - | - | + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((E P))+\mathrm{C}$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | - | + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{Ri})-\mathrm{C}$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-$ d8 - C | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) + off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T})-(\mathrm{A})-\mathrm{C}$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | - | - | dH | + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + | D8 to DF |
| DECW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL})$, MOD $\rightarrow(\mathrm{T})_{\text {com }}$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | ( TL ) $-(\mathrm{AL})$ | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d 8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A, @EP | 3 | 1 | (A) - ( (EP) ) | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | ++++ | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ dir $)$ | - | - | - | + + R - | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A, @IX +off | 4 | 2 | (A) $\leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(A) \leftarrow(A L) \wedge d 8$ | - | - | - | + + R - | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

## MB89630 Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(A) \leftarrow(A L) \vee d 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | - | - | - | + + R - | 75 |
| OR A, @EP | 3 | 1 | $(A) \leftarrow(A L) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | $((1 \mathrm{X})+\mathrm{off})-\mathrm{d} 8$ | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $Z=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 |  | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall \mathrm{~N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b$)=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then PC $\leftarrow P C+$ rel | - | - | - | -+-- | B 8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | - | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | --- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | - | - | - | --- | 00 |
| CLRC | 1 | 1 |  | - | - | - | $---R$ | 81 |
| SETC | 1 | 1 |  | - | - | - | $---S$ | 91 |
| CLRI |  |  | - | - | 80 |  |  |  |
| SETI | 1 | 1 |  | - | - | - | --- | 90 |

## MB89630 Series

## INSTRUCTION MAP



## MB89630 Series

## MASK OPTIONS

| No. | Part number | MB89635 <br> MB89636 <br> MB89637 | MB89P637 <br> MB89W637 | $\begin{gathered} \text { MB89PV630 } \\ \text { MB89T635 } \\ \text { MB89T637 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | ```Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74``` | Selectable by pin | Can be set per pin* | Fixed to without pull-up resistor |
| 2 | Power-on reset selection <br> With power-on reset <br> Without power-on reset | Selectable | Setting possible | Fixed to with power-on reset |
| 3 | Selection of the main clock oscillation stabilization time (at 10 MHz ) <br> Approx. $2^{18} /$ Fсн (Approx. 26.2 ms ) <br> Approx. $2^{17} / \mathrm{F}_{\text {ch }}$ (Approx. 13.1 ms ) <br> Approx. $2^{14} / \mathrm{Fcн}$ (Approx. 1.6 ms ) <br> Approx. 24/Fcн (Approx. 0 ms ) <br> Fch: Main clock frequency | Selectable | Setting possible | Fixed to $2^{18} /$ Fch $_{\text {с }}$ (Approx. 26.2 ms ) |
| 4 | Reset pin output Reset output provided No reset output | Selectable | Setting possible | Fixed to with reset output |
| 5 | Single/dual-clock system Single clock Dual clock | Selectable | Setting possible | MB89PV630-101Single-clock system MB89T635-101 Single-clock system MB89T637-101 Single-clock system |
|  |  |  |  | MB89PV630-102Dual-clock systems MB89T635-102 Dual-clock systems MB89T637-101 Dual-clock systems |

* : Pull-up resistors cannot be set for P50 to P53.


## MB89630 Series

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89635P-SH <br> MB89T635P-SH <br> MB89636P-SH <br> MB89637P-SH <br> MB89P637-SH <br> MB89T637P-SH | $\begin{aligned} & \text { 64-pin Plastic SH-DIP } \\ & \text { (DIP-64P-M01) } \end{aligned}$ |  |
| MB89635PF <br> MB89T635PF <br> MB89636PF <br> MB89637PF <br> MB89P637PF <br> MB89T637PF | 64-pin Plastic QFP <br> (FPT-64P-M06) |  |
| MB89635PFM <br> MB89T635PFM <br> MB89636PFM <br> MB89637PFM <br> MB89T637PFM | 64-pin Plastic QFP (FPT-64P-M09) |  |
| MB89W637C-SH | 64-pin Ceramic SH-DIP (DIP-64C-A06) |  |
| MB89PV630C-SH | 64-pin Ceramic MDIP (MDP-64C-P02) |  |
| MB89PV630CF | 64-pin Ceramic MQFP (MQP-64C-P01) |  |

DataShe

## MB89630 Series

## PACKAGE DIMENSIONS

## 64-pin Plastic SH-DIP (DIP-64P-M01)



Dimensions in mm (inches)


## MB89630 Series



DataShe


## MB89630 Series


© 1994 FUJITSU LIMITED M64002SC-1-4
Dimensions in mm (inches)

64-pin Ceramic MQFP


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan
Tel: +81-44-754-3763
Fax: +81-44-754-3329
http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street,
San Jose, CA 95134-1804, USA
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fujitsu-fme.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD \#05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *1: DIP-64P-M01, DIP-64C-A06
    *2: MDP-64C-P02
    *3: FPT-64P-M09

