FUJITSU SEMICONDUCTOR DATA SHEET

DS05-11304-4E

MEMORY
cmos
1 M × 16 BIT
HYPER PAGE MODE DYNAMIC RAM

MB81V18165B-50/-60/-50L/-60L

CMOS 1,048,576 × 16 Bit Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V18165B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18165B features a "hyper page" mode of operation whereby high-speed random access of up to 1,024 × 16 bits of data within the same row can be selected. The MB81V18165B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18165B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

DataShe

The MB81V18165B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18165B are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES


	Paramete	r		MB81V	V18165B			
	raiailiete		-50	-50L	-60	-60L		
RAS Access	RAS Access Time			max.	60 ns max.			
Random Cycle Time			84 ns	min.	104 n	s min.		
Address Access Time			25 ns	max.	30 ns max.			
CAS Access	Time		13 ns	max.	15 ns max.			
Hyper Page N	/lode Cycle	Time	20 ns	min.	25 ns min.			
. 5	Operating Current		648 m\	N max.	540 mW max.			
Low Power Dissipation	Standby Current	LVTTL level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.		
Dissipation		CMOS level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.		

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- · All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- Self refresh function (Low power version)
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- · Standard and low power versions

www.DataSheet4U.com

ataSheet4U.com

■ PACKAGE



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB81V18165B-xxPJ
- 50-pin plastic (400 mil) TSOP (II) with normal bend leads, order as MB81V18165B-xxPFTN and MB81V18165B-xxLPFTN (Low Power)


et4U.com

DataShe

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

■ PIN ASSIGNMENTS AND DESCRIPTIONS




3

www.DataSheet4U.com

DataShe

et4U.com



DataShe

DataSheet4U.com

www.DataSheet4U.com

■ FUNCTIONAL TRUTH TABLE

		Clo	ock Inp	out		Addre	ss Input	Ir	put/Ou	tput Da	ata		
Operation Mode	RAS	LCAS	CAS UCAS	WE	ΟE	Row	Column	DQ₁ t	to DQs	DQ ₉ t	o DQ ₁₆	Refresh	Note
	INAS	LCAS	OCAS	**	OL	11011	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	х	Valid	Х		High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	Х	Х	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	Da x aS	hee x 4U.	com_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

DataShe

et4U.com

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits (A_0 to A_9) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, ten row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of $\overline{DQ_1}$ to $\overline{DQ_8}$ is strobed by \overline{LCAS} and $\overline{DQ_9}$ to $\overline{DQ_{16}}$ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

ataSheet4U.com

www.DataSheet4U.com

X: "H" or "L"

It is impossible in Hyper Page Mode.

DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of CCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than

TAA : from column address input when trad is greater than trad (max), and trod (max) is satisfied.

toea: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

toez: from OE inactive.

toff: from CAS inactive while RAS inactive.
toff: from RAS inactive while CAS inactive.
twez: from WE active while CAS inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024 × 16 bits can be accessed and, when multiple MB81V18165Bs are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

DataShe

et4U.com

taSheet4U.com www.DataSheet4U.com

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	$oldsymbol{V}$ in, $oldsymbol{V}$ out	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	٧
Power Dissipation	Po	1.0	W
Short Circuit Output Current	І оит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	,	Vss	0	0	0]	0°C to +70°C
Input High Voltage, All Inputs	*1	Vн	2.0	_	Vcc+0.3	V	0 0 10 +70 0
Input Low Voltage, All Inputs*	*1	V⊩	-0.3	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

DataSheet4U.com

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	C _{IN1}	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

DataShe

ataSheet4U.com www.DataSheet4U.com

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

						Value		
Parameter	Notes	Symbol	Conditions	Min.	Тур.	Ma	ax.	Unit
					Typ.	Std power	Low power	
Output High Voltage	*1	Vон	Iон = -2.0 mA	2.4	_	_	_	V
Output Low Voltage	*1	Vol	loL = +2.0 mA	_	_	0.4	0.4	•
Input Leakage Current	t (Any Input)	l _{I(L)}	$\begin{array}{l} 0~V \leq V_{\text{IN}} \leq 3.6~V;\\ 3.0~V \leq V_{\text{CC}} \leq 3.6~V;\\ V_{\text{SS}} = 0~V;~\text{All other pins}\\ \text{not under test} = 0~V \end{array}$	-10	_	10	10	μΑ
Output Leakage Curre	ent	I _{DO(L)}	0 V ≤ Vouт ≤ 3.6 V; 3.0 V ≤ Vcc ≤ 3.6 V; Data out disabled	-10	_	10	10	
Operating Current (Average Power	MB81V18165B -50/50L	- Icc1	RAS & LCAS, UCAS cycling;			180	180	mA
Supply Current)	MB81V18165B -60/60L		tre = min.			150	150	
Standby Current	LVTTL Level	lan.	RAS = LCAS, UCAS = V _H			1.0	1.0	mA
(Power Supply Current)	CMOS Level	- Icc2	RAS = LCAS, UCAS≥ Vcc −0.2 V			500	150	μΑ
Refresh Current#1 (Average Power	MB81V18165B -50/50L	- Іссз	LCAS, UCAS = V _{IH} , RAS cycling;			180	180	mA
Supply Current)	MB81V18165B -60/60L	1003	tro = min.			150	150	
Hyper Page Mode	MB81V18165B -50/50L	- Icc4	RAS = VIL, LCAS, UCAS cycling;			110	110	mA
Current	MB81V18165B -60/60L	1004	thec = min.			100	100	1117 (
Refresh Current#2 (Average Power	MB81V18165B -50/50L	- Icc5	RAS cycling; CAS-before-RAS;			180	180	mA
Supply Current)	MB81V18165B -60/60L	1003	tro = min.			150	150	
Battery Backup Current	MB81V18165B -50/60		RAS cycling; CAS-before-RAS; $trc = 16 \mu s$ tras = min. to 300 ns $Vreal \ge Vcc -0.2 V$, $Vreal \le 0.2 V$	_	_	2000	_	
(Average Power Supply Current)	*2 MB81V18165B -50L/60L	- Icce	$\begin{array}{l} \hline \text{RAS cycling;} \\ \hline \text{CAS-before-RAS;} \\ \text{trc} = 32~\mu\text{s} \\ \text{tras} = \text{min. to } 300~\text{ns} \\ \hline \text{V}_{\text{IH}} \geq \text{Vcc} -0.2~\text{V,} \\ \hline \text{V}_{\text{IL}} \leq 0.2~\text{V} \\ \hline \end{array}$	_	_	_	300	μΑ
Refresh Current#3 (Average Power Supply Current)	MB81V18165B -50L/60L	Icc ₉	RAS = V _I , CAS = V _I Self refresh;	_	_	_	250	μΑ

DataShe

DataSheet4U.com www.DataSheet4U.com

et4U.com

et4U.com

MB81V18165B-50/-60/-50L/-60L

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol		18165B ⁄50L		18165B 60L	Unit
				Min.	Max.	Min.	Max.	
1	Time between Refresh	Std power	tref	_	16.4	_	16.4	ms
'	Time between nenesn	Low power	I KEF	_	128		128	1115
2	Random Read/Write Cycle Time		t RC	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		trwc	114	_	138	_	ns
4	Access Time from RAS	*6,9	t rac	_	50		60	ns
5	Access Time from CAS	*7,9	t cac	_	13		15	ns
6	Column Address Access Time	*8,9	taa	_	25	_	30	ns
7	Output Hold Time		t oн	3	_	3	_	ns
8	Output Hold Time from CAS		t onc	3	_	3	_	ns
9	Output Buffer Turn On Delay Time		t on	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	t off	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	t ofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10 DataShee	twez t4U.com	_	13	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	30	_	40		ns
15	RAS Pulse Width		t ras	50	100000	60	100000	ns
16	RAS Hold Time		t rsh	13	_	15	_	ns
17	CAS to RAS Precharge Time	*21	t crp	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t rod	11	37	14	45	ns
19	CAS Pulse Width		t cas	7	_	10	_	ns
20	CAS Hold Time		t csH	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	7	_	10		ns
22	Row Address Setup Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		trah	7	_	10	_	ns
24	Column Address Setup Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t cah	7	_	10		ns
26	Column Address Hold Time from RAS		t ar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	trad	9	25	12	30	ns
28	Column Address to RAS Lead Time		t ral	25	_	30	_	ns
29	Column Address to CAS Lead Time		t cal	18	_	23	_	ns
30	Read Command Setup Time		trcs	0	_	0	_	ns

DataShe

DataSheet4U.com (Continues) heet4U.com

No.	Parameter	Notes	Symbol		18165B /50L		18165B 60L	Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0		ns
32	Read Command Hold Time Referenced to CAS	*14	t rch	0	_	0	_	ns
33	Write Command Setup Time	*15,20	twcs	0		0		ns
34	Write Command Hold Time		t wcH	7		10	_	ns
35	Write Command Hold Time from RAS		twcr	18	_	24	_	ns
36	WE Pulse Width		twp	7	_	10	_	ns
37	Write Command to RAS Lead Time		trwL	13	_	15	_	ns
38	Write Command to CAS Lead Time		tcwL	7	_	10	_	ns
39	DIN Setup Time		tos	0	_	0	_	ns
40	DIN Hold Time		t DH	7	_	10		ns
41	Data Hold Time from RAS		t DHR	18	_	24	_	ns
42	RAS to WE Delay Time	*20	t RWD	65	_	77	_	ns
43	CAS to WE Delay Time	*20	tcwd	28	_	32	_	ns
44	Column Address to WE Delay Time	Data\$ 20	et4Utawom	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Setup Time for CAS-before- RAS Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh		t chr	10	_	10	_	ns
48	Access Time from OE	*9	t oea	_	13	_	15	ns
49	Output Buffer Turn Off Delay from OE	*10	t oez	_	13	_	15	ns
50	OE to RAS Lead Time for Valid Data		t oel	5	_	5	_	ns
51	OE to CAS Lead Time		t coL	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*16	t 0EH	5	_	5	_	ns
53	OE to Data In Delay Time		t oed	13	_	15		ns
54	RAS to Data In Delay Time		t RDD	13	_	15	_	ns
55	CAS to Data In Delay Time		tcdd	13	_	15	_	ns
56	DIN to CAS Delay Time	*17	t dzc	0	_	0		ns
57	DIN to OE Delay Time	*17	t dzo	0	_	0	_	ns
58	OE Precharge Time		t oep	5	_	5	_	ns
59	OE Hold Time Referenced to CAS		t oech	7	_	10	_	ns
60	WE Precharge Time		twpz	5	_	5	_	ns
61	WE to Data In Delay Time		twed	13	_	15		ns w,Datas

DataShe

DataSheet4U.com

et4U.com

- www.Datasheet4U.com (Continued)

(Continued)

No.	Parameter	Notes	Symbol		18165B 50L	MB81V -60/	Unit	
			_	Min.	Max.	Min.	Max.	
62	Hyper Page Mode RAS Pulse Width		t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		thpc	20	_	25	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		thprwc	59	_	69	_	ns
65	Access Time from CAS Precharge	*9,18	t cpa	_	30	_	35	ns
66	Hyper Page Mode CAS Precharge Time		t cp	7	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t rhcp	30	_	35	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	t cpwd	45	_	52	_	ns

et4U.com

DataShe

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com


- Notes: *1. Referenced to Vss.
 - Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.
 - loc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3$ V. loc₁, loc₃, loc₄ and loc₅ are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$. loc₂ is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V. loc₅ is measured on condition that all address signals are fixed steady state.
 - *3. An initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume $t_T = 2$ ns.
 - *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_{IH} (min) and V_{IL} (max).
 - The output reference levels are $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
 - *6. Assumes that trace ≤ trace (max), trace ≤ trace (max). If trace is greater than the maximum recommended value shown in this table, trace will be increased by the amount that trace exceeds the value shown. Refer to Fig.2 and 3.
 - *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
 - *8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
 - *9. Measured with a load equivalent to one TTL load and 100 pF.
 - *10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
 - 11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trac.
 - *12. trcb (min) = trah (min) + 2 tr + tasc (min). Sheet4U.com
 - *13. Operation within the trad (max) limit ensures that trad (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trad or trad.
 - *14. Either trrh or trch must be satisfied for a read cycle.
 - *15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twes < twes (min).
 - *17. Either tozo or tozo must be satisfied.
 - *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
 - *19. Assumes that CAS-before-RAS refresh.
 - *20. twcs, tcwd, trwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), trwd ≥ trwd (min) and tcpwd ≥ tcpwd (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwL, tcwL, traL and tcaL specifications.
 - *21. The last CAS rising edge.
 - *22. The first CAS falling edge.

DataShe

ataSheet4U.com www.DataSheet4U.com

12

et4U.com




et4U.com


DataSheet4U.com

www.DataSheet4U.com DataSheet4U.com

DataShe



DataShe



DESCRIPTION


A write cycle is similar to a read cycle except WE is set to a Low state and \overline{OE} is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, delayed write, or read-modify-write. During all write cycles, timing parameters true, towl, true, true, true, true, true, true, true, true and true to be satisfied. In the early write cycle shown above two satisfied, data on the DQ pins are latched with the falling edge of LCAS or UCAS and written into memory.

DataSheet4U.com www.DataSheet4U.com

DataShe

15


et4U.com



DataShe

DataSheet4U.com

www.Data\$heet4U.com




et4U.com

www.DataSheet4U.com

DataShe

17


DataSheet4U.com



DataSheet4U.com

www.Data\$heet4U.com

one is the latest in occurring.




DataShe

DataSheet4U.conone is the latest in occurring.

et4U.com

19

www.Data\$heet4U.com




DataShe

www.DataSheet4U.com

20

DataSheet4U.conone is the latest in occurring.




DESCRIPTION

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of WE and $\overline{\text{OE}}$ are reversed. Data appearing on the DQ1 to DQ3 is latched on the falling edge of $\overline{\text{LCAS}}$ and one appearing on the DQ3 to DQ15 is latched on the falling edge of $\overline{\text{UCAS}}$ and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ($\overline{\text{OE}}$) write and read-modify-write cycles, tcwL must be satisfied.

www.Data\$heet4U.com

DataShe


DataSheet4U.com



DESCRIPTION

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of WE and OE. Input data on the DQ pins are latched on the falling edge of WE and written into memory. In the hyper page mode delayed write cycle, OE must be changed from Low to High before WE goes Low (toed + tr + tos).

DataSheet4U.com www.DataSheet4U.com




et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com



et4U.com


DataShe

DESCRIPTION

During the hyper page mode of operation, the read-modify-write cycle can be executed by switching WE from High to Low after input data appears at the DQ pins during a normal cycle.

DataSheet4U.com


www.Data\$heet4U.com



Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and LCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.

Fig. 17 – CAS-BEFORE-RAS REFRESH (ADDRESSES = WE = OE = "H" or "L")




DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

DataSheet4U.com www.DataSheet4U.com

DataShe



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of LCAS or UCAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need

for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.


et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com

DESCRIPTION



et4U.com

action

DataShe

DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Addresses: Bits A₀ through A₉ are defined by the on-chip refresh counter.

Column Addresses: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V178	05B-50/50L	MB81V178	05B-60/60L	Unit
NO.	Parameter		Min.	Max.	Min.	Max.	0.111
69	Access Time for CAS	t FCAC	_	45	_	50	ns
70	Column Address Hold Time	t FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	t FCWD	63	_	70	_	ns
72	CAS Pulse Width	trcas	45	_	50	_	ns
73	RAS Hold Time	t FRSH	45	_	50		ns ww.Da

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

DataSheet4U.com



(At recommended operating conditions unless otherwise noted.)

	(** **********************************									
No.	Parameter	Symbol	MB81V18	165B-50L	MB81V18	Unit				
	Farameter		Min.	Max.	Min.	Max.	Oilit			
74	RAS Pulse Width	trass	Sheelob.com	<u> </u>	100	_	μs			
75	RAS Precharge Time	t RPS	84		104	_	ns			
76	CAS Hold Time	t chs	- 50		- 50	_	ns			

Note: Assumes Self Refresh cycle only.

DataShe

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trass (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min.. In this time, RAS must be kept "H" with specified tons min.

Using self refresh mode, data can be retained without external $\overline{\text{CAS}}$ signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.

- 1) In the case that distributed CBR refresh are operated between read/write cycles
 Self Refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within the max
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self Refresh cycles.




* Read/Write operation can be performed non refresh time within this or tish

DataSheet4U.com

et4U.com

■ PACKAGE DIMENSIONS




DataShe

DataSheet4U.com

www.DataSheet4U.com

et4U.com

(Continued)



et4U.com

DataSheet4U.com www.DataSheet4U.com