## INTRODUCTION

The S6B2104 is a LCD driver IC, which is fabricated by low power CMOS high voltage process technology. This device consists of 80-bit bi-directional shift register, 80-bit data latch and 80 bit driver.

## FEATURES

- Power supply voltage: $+5 \mathrm{~V} \pm 10 \%,+3 \mathrm{~V} \pm 10 \%$
- Supply voltage for display: 6 to 28 V (VDD-VEE)
- Parallel data processing (4 bit)
- Applicable LCD duty: $1 / 64$ to $1 / 256$
- Interface

| Drivers |  |
| :---: | :---: |
| COM | SEG (cascade) |
| S6B0086 | Other S6B2104 |

- High voltage CMOS process
- 100 QFP or bare chip available


## BLOCK DIAGRAM



## PIN CONFIGURATION



## MAXIMUM ABSOLUTE LIMT

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Operating voltage | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3-6.0$ | V |
| Driver supply voltage | $\mathrm{V}_{\mathrm{LCD}}$ | $0-30$ |  |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | $-0.3-\mathrm{VDD}+0.3$ |  |
| Operating temperature | $\mathrm{T}_{\mathrm{OPR}}$ | $-30-+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\mathrm{STG}}$ | $-55-+150$ |  |

Voltage greater than above may result in damage to the circuit.


## ELECTRICAL CHARACTERSTICS

## DC Characteristics

$\left(\mathrm{VDD}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Characteristics | Symbol | Condition |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating voltage | $\mathrm{V}_{\mathrm{DD}}$ | - |  | 2.7 | - | 5.5 | V |
| Driver supply voltage | $\mathrm{V}_{\text {LCD }}$ | $\mathrm{V}_{\text {LCD }}=\mathrm{VDD}$ - VEE |  | 6 | - | 28 |  |
| Input voltage ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{IH}}$ | - |  | 0.8VDD | - | - |  |
|  | $\mathrm{V}_{\mathrm{IL}}$ | - |  | 0 | - | 0.2VDD |  |
| Output voltage ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |  | VDD-0.4 | - | - | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  | - | - | 0.4 |  |
| Input leakage current 1 (1) | $\mathrm{I}_{\text {LL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=$ VDD to VSS |  | -1 | - | 1 | $\mu \mathrm{A}$ |
| Input leakage current $2{ }^{(3)}$ | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{VDD}$ to VEE |  | -25 | - | 25 |  |
| On resistance ${ }^{(4)}$ | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{I}_{\mathrm{ON}}=100 \mu \mathrm{~A}$ |  | - | 2 | 4 | k $\Omega$ |
| Supply current | $\mathrm{I}_{\text {STB }}$ | $\begin{aligned} & \mathrm{fCL2}=1 \mathrm{MHz}, \\ & \mathrm{fCL2}=19.2 \mathrm{kHz}, \\ & \mathrm{fM}=40 \mathrm{~Hz}, \\ & \mathrm{VLCD}=26 \mathrm{~V} \\ & \text { No Load } \end{aligned}$ | $\mathrm{VDD}=5.5 \mathrm{~V}{ }^{(5)}$ | - | - | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{DD}}$ |  | $\mathrm{VDD}=5.5 \mathrm{~V}{ }^{(6)}$ | - | - | 3 | mA |
|  |  |  | $\mathrm{VDD}=2.7 \mathrm{~V}^{(6)}$ | - | - | 1 | mA |
|  | $\mathrm{I}_{\text {EE }}$ |  | $\mathrm{VDD}=5.5 \mathrm{~V}{ }^{(7)}$ | - | 150 | 500 | $\mu \mathrm{A}$ |

## NOTES:

1. Applied to CL1, CL2, EIB, EOB, D0 to D3, SHL, DISPOFFB, M pin.
2. EIB, EOB pin
3. $\mathrm{V} 1, \mathrm{~V} 3, \mathrm{~V} 4$ pin
4. $\mathrm{VDD}-\mathrm{VEE}=26 \mathrm{~V}(\mathrm{VDD}=3 \mathrm{~V}), \mathrm{VEE}=28 \mathrm{~V}(\mathrm{VDD}=5 \mathrm{~V}), \mathrm{V} 1=\mathrm{VDD}, \mathrm{V} 3=\mathrm{VDD}-2 / 10(\mathrm{VDD}-\mathrm{VEE}), \mathrm{V} 4=\mathrm{VEE}+2 / 10(\mathrm{VDD}-\mathrm{VEE})$, S1 to S80 pin
5. Display data pattern: 0000, Current from VDD to VSS when the display data is not processing (SHL = VSS, D0 to D3 = VSS, DISPOFFB = VDD, M = VSS)
6. Display data pattern: 1010, Current from VDD to VSS when the display data is processing
7. Display data pattern: 1010, Current on VEE pin

## AC Characteristics

$\left(\mathrm{VDD}=+5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-30\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ )

| Characteristic | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock cycle time | $\mathrm{t}_{\mathrm{CYC}}$ | Duty = 50\% | 125 | - | - | ns |
| Clock pulse width | $\mathrm{t}_{\mathrm{w}}$ | - | 45 | - | - |  |
| Clock rise/fall time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | - | - | - | 30 |  |
| Data set-up time | $\mathrm{t}_{\mathrm{DS}}$ | - | 30 | - | - |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | - | 30 | - | - |  |
| Clock set-up time1 | $\mathrm{T}_{\text {CS1 }}$ | - | 80 | - | - |  |
| Clock set-up time2 | $\mathrm{T}_{\mathrm{CS} 2}$ | - | 10 | - | - |  |
| Clock hold time | ${ }^{\text {ch }}$ | - | 80 | - | - |  |
| Propagation delay time | $\mathrm{t}_{\text {PHL }}$ | EOB output | - | - | 80 |  |
|  |  | EIB output |  |  | 80 |  |
| EIB, EOB set-up time | $\mathrm{t}_{\text {PSU }}$ | EOB input | 30 | - | - |  |
|  |  | EIB input | 30 |  |  |  |

$\left(\mathrm{VDD}=+3 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-30\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Characteristic | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock cycle time | $\mathrm{t}_{\mathrm{CYC}}$ | Duty = 50\% | 250 | - | - | ns |
| Clock pulse width | $\mathrm{t}_{\mathrm{w}}$ | - | 95 | - | - |  |
| Clock rise/fall time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | - | - | - | 30 |  |
| Data set-up time | $\mathrm{t}_{\mathrm{DS}}$ | - | 50 | - | - |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | - | 50 | - | - |  |
| Clock set-up time1 | $\mathrm{T}_{\mathrm{CS} 1}$ | - | 80 |  |  |  |
| Clock set-up time2 | $\mathrm{t}_{\mathrm{CS} 2}$ | - | 15 | - | - |  |
| Clock hold time | $\mathrm{t}_{\mathrm{CH}}$ | - | 120 | - | - |  |
| Propagation delay time | $\mathrm{t}_{\text {PHL }}$ | EOB output | - | - | 155 |  |
|  |  | EIB output |  |  | 155 |  |
| EIB, EOB set-up time | $t_{\text {PSU }}$ | EOB input | 65 | - | - |  |
|  |  | EIB input | 65 |  |  |  |

## Timing Charateristics



## PIN DESCRIPTION

Table 1. Pin Description

| Pin No | I/O | Name | Function | Interface |
| :---: | :---: | :---: | :---: | :---: |
| VDD (40) | Power | Operating voltage | For logical circuit ( $+5 \mathrm{~V} \pm 10 \%,+3 \mathrm{~V} \pm 10 \%$ ) | Power Supply |
| VSS (42) |  |  | OV (GND) |  |
| VEE (33) |  | Negative supply voltage | For LCD drive circuit |  |
| $\begin{aligned} & \text { V1, V3, V4 } \\ & (34-36) \end{aligned}$ | I | LCD driver output voltage level | Bias supply voltage terminals to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. (refer to note 1) | Power |
| S1-S80 (1-30, 51-100) | 0 | LCD driver output | Display data output pin which corresponds to the respective latch contents. One of V1, V3, V4 and VEE is selected as a display driving voltage source according to the combination of the latched data level and M signal (refer to note 2) | LCD |
| CL2 (47) | I | Data shift clock | Clock pulse input for the 4 bit parallel shift register. The data is shifted to 80 bit shift register at the falling edge of the clock pulse. The clock pulse, which was input when the enable bit (EIB/EOB) is not active condition, is invalid. | Controller |
| M (38) | I | Alternate signal for LCD driver output | Alternate signal input pin for LCD driving. Normal frame inversion signal is input | Controller |
| CL1 (49) | I | Data latch clock | The signal for latching the shift register contents is input to this terminal. CL1 pulse "H" level initializes power-down function block. | Controller |
| DISPOFFB (39) | I | Output level control (Display off) | Control input pin for display data output level (S1S80). V1 level is output from $\mathrm{S} 1-\mathrm{S} 80$ terminal during "L" level input. LCD becomes non-selected by V1 level output from every output of segment drivers and every output of common drivers. | Controller |
| SHL (41) | I | Data shift control | EOB and EIB can be used as either input terminal or output terminal according to the condition of SHL. The shifting direction of each data, D0-D3, the I/O condition of EOB and EIB, and the condition of SHL are described in the table below. (refer to note 3). | VDD/VSS |

Table 1. Pin Description (Continued)


| Display data input | Display data input pins for 4 bit parallel shift register and it is input synchronized with the clock pulse. The combination of D0-D3 level, M signal, display data output level and the display on the LCD panel is described on the table below. (DISPOFFB = H) |  |  |  | Controller |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | D0-D3 | M | Display Data Output Level | Display on the LCD |  |
|  | L | L | V3 | OFF |  |
|  | H | L | V1 | ON |  |
|  | L | H | V4 | OFF |  |
|  | H | H | VEE | ON |  |

## NOTES:

1. 



| V1, VEE | Selected Level |
| :---: | :---: |
| V3, V4 | Nonselected Level |

$\mathrm{n}=5$ (1/64 duty) to 13 (1/256 duty)
2.

| $\mathbf{M}$ | Latched Data | DISPOFFB | Output level (S1- S80) |
| :---: | :---: | :---: | :---: |
| L | L | H | V 3 |
| L | H | H | V 1 |
| H | L | H | V 4 |
| H | H | H | VEE |
| X | X | L | V 1 |

X: Dont care.
3. - EOB and EIB pins works as input terminals.

ENABLE F/F stops display data at "H" level input. ENABLE F/F starts display data at "L" level input.

- EOB and EIB pins work as output terminals. These terminals are set to the " H " level immediately after ENABLE F/F is initialized by the load pulse. Upon completion of 80-bit serial/parallel conversion using the shift clock input from the CL2 terminal, these terminals are then set to the "L" level.
- The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected. (For cascade connection, refer to the application circuit drawing)


## POWER DOWN FUNCTION

In order to reduce the power consumption, in case of cascade connection, S6B2104 has a "power down function".

| EIB | Enable input | Enable | L |
| :---: | :---: | :---: | :---: |
|  |  | Disable | H |
| EOB | Enable output | EOB of Nth driver is connected to EIB of $(\mathrm{N}+1)$ th driver S6B2104 |  |



SHL $=\mathrm{H}(\mathrm{EIB}=$ Input, $\mathrm{EOB}=$ Output $)$
First S6B2104s EOB should be connected to second S6B2104s EIB.

Timing Chart- 1/200 Duty, $1 / 15$ Bias


SMMSUNG

