## MB15A02 ASSP

## SERIAL INPUT PLL FREQUENCY SYNTHESIZER

## LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 1.1GHZ PRESCALER

The Fujitsu MB15A02, utilizing Bi-CMOS technology, is a single chip serial input PLL synthesizer with pulse-swallow function.
The MB15A02 contains a 1.1 GHz two modulus prescaler that can select either a 64/65 or 128/129 divide ratio, control signal generator, 16 -bit shift register, 15 -bit latch, programmable reference divider (binary 14-bit programmable reference counter), 1-bit switch counter, phase comparator with phase reverse function, charge pump, crystal oscillator, 19-bit shift register, 18-bit latch, and programmable divider (binary 7 -bit swallow counter and binary 11-bit programmable counter). It operates supply voltage of 5 V typ. and achieves very low supply current of 7 mA typ. realized through the use of Fujitsu Advanced Process Technology.

- High operating frequency: fin max $=1.1 \mathrm{GHz}$ (PIN min $=-10 \mathrm{dBm}$ )
- Pulse swallow function: 64/65 or 128/129
- Low supply current: Icc=7mA typ.
- Serial input 18-bit programmable divider consisting of:
- Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 16 to 2,047
- Serial input 15 -bit programmable reference divider consisting of:
- Binary 14-bit programmable reference counter: 6 to 16,383
- 1-bit switch counter (SW) sets divide ratio of prescaler
- Two types of phase detector output
- On-chip charge pump (Bipolar type)
- Output for external charge pump
- Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 16-pin Plastic SOP Package 16-pin and 20-pin Plastic SSOP Packages
ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating | Symbol | Rating | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | Vcc | -0.5 to +7.0 | V |  |
|  | $\mathrm{VP}_{\mathrm{P}}$ | Vcc to 8.0 | V |  |
| Output Voltage | Vout | -0.5 to $\mathrm{Vcc}+0.5$ | V | $\varnothing \mathrm{P}$ pin |
| Open-drain Voltage | Voop | -0.5 to 6.0 | V |  |
| Output Current | Iout | $\pm 10$ | mA |  |
| Storage Temperature | TsTG | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


[^0][^1]
## PIN ASSIGNMENT



## BLOCK DIAGRAM



Note: Pin numbers are based on SOP/SSOP 16-pin packages.

## PIN DESCRIPTION

| Pin No. |  | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SOP-16P } \\ & \text { SSOP-16P } \end{aligned}$ | SSOP-20P |  |  |  |
| 1 | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $\overline{\mathrm{OSCIN}}$ <br> OSCout | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Oscillator input. <br> Oscillator output. <br> A crystal is placed between OSCIn and OSCout. |
| 3 | 4 | Vp | - | Power supply pin for charge pump. When the internal charge pump is not used, $\mathrm{V}_{\mathrm{P}}$ pin needs to be connected to $\mathrm{V}_{\mathrm{C}}$. |
| 4 | 5 | Vcc | - | Power supply pin. |
| 5 | 6 | Do | 0 | Charge pump output. |
| 6 | 7 | GND | - | Ground. |
| 7 | 8 | LD | 0 | Phase comparator output. <br> Normally this pin outputs high level. When there is a phase error between fr and $f p$, LD becomes low for the period corresponding to the error. |
| 8 | 10 | fin | 1 | Prescaler input. <br> The connection with an external VCO should be AC connection. |
| 9 | 11 | Clock | I | Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into shift register. |
| 10 | 13 | Data | I | Binary serial data input. <br> The last bit of data is a control bit. When this bit is high level, the data stored in shift register is transferred to 15 -bit latch. When this bit is low level and LE is high level, the data is transferred to 18-bit latch. |
| 11 | 14 | LE | I | Load enable input (with internal pull up resistor). <br> When LE is high, the data stored in shift register is transferred into latch according to the control bit. |
| 12 | 15 | FC | 1 | Phse select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of phase comparator is reversed. FC input signal is also used to select fout pin (test pin) output, fr or fp. |
| 13 | 2,9,12,16,19 | NC | - | No connection |
| 14 | 17 | fout | O | Minitor pin of phase comparator input. <br> fout pin outputs either programmable reference divider output (fr) or programmable divider output (fp) according to FC pin input level. <br> $\mathrm{FC}=\mathrm{H}$ : It is the same as fr output level. <br> FC=L: It is the same as fp output level. |
| 15 | 18 | $\varnothing$ Р | 0 | Outputs for external charge pump. <br> The characteristics are reversed according to FC input. $\varnothing \mathrm{P}$ pin is N -channel open drain output. |
| 16 | 20 | $\varnothing$ R | 0 | Outputs for external charge pump. $\varnothing R$ pin is CMOS output. |

## FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15-bit programmable reference divider and 18-bit programmable divider, respectively.
Binary serial data is input to Data pin.
On rising edge of clock shifts one bit of serial data into the internal shift register and when load enable pin is high level or open, stored data is transferred into latch according to the control bit.
Control data " H " data is transferred into 15-bit latch.
Control data "L" data is transferred into 18-bit latch.

## PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16 -bit shift register, 15 -bit latch and 14-bit programmable reference counter. Serial 16-bit data format is shown below.

Direction of data shift $\longrightarrow$


## 14-BIT PROGRAMMABLE REFERENCE COUNTER DIVIDE RATIO

| Divide <br> Ratio <br> R | S <br> 14 | S |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | S | S | S | S | S | S | S | S | S | S | S | S |  |  |
| 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |  |  |  |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES: Divide ratio less than 6 is prohibited.
Divide ratio: 6 to 16,383
SW:This bit selects divide ratio of prescaler.
SW=H:64/65
SW=L : 128/129
S1 to S14: These bits select divide ratio of programmable reference divider. C: Control bit (sets at high level).
Start data input with MSB first.

## PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter.
Serial 19-bit data format is shown following page.


7-BIT SWALLOW COUNTER DIVIDE RATIO

| Divide <br> Ratio <br> A | S | S | S | S | S | S | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 5 | 4 | 3 | 2 | 1 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTE: Divide ratio: 0 to 127

## 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO

| Divide <br> Ratio <br> N | S <br> 18 | S <br> 17 | S <br> 16 | S <br> 15 | S <br> 14 | S <br> 13 | S <br> 12 | S <br> 11 | S <br> 10 | S | S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 17 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES: Divide ratio less than 16 is prohibited.
Divide ratio: 16 to 2,047
S1 to S7: Swallow counter divide ratio setting bit. (0 to 127) S8 to S18: Programmable counter divide ratio setting bit. C: Control bit (sets at low level). Data input with MSB first.

## PULSE SWALLOW FUNCTION

$$
f v c o=[(P \times N)+A] \times f o s c \div R
$$

fvco:Output frequency of external voltage controlled oscillator (VCO)
N : Preset divide ratio of binary 11-bit programmable counter (16 to 2,047)
A: Preset divide ratio of binary 7 -bit swallow counter ( $0 \leq A \leq 127, A<N$ )
fosc:Output frequency of the external reference frequency oscillator
R: Preset divide ratio of binary 14-bit programmable reference counter (6 to16,383)
P: Preset modulus of external dual modulus prescaler (64 or 128)

## Serial data input timing

- $t_{1}(\geq 100 \mathrm{~ns})$ : Data setup time $\quad t_{2}(\geq 1000 \mathrm{~ns})$ : Data hold time $\mathrm{t}_{4}(\geq 100 \mathrm{~ns}):$ LE setup time to the rising edge of last clock
$t_{3}$ ( $\geq 300 \mathrm{~ns}$ ) : Clock pulse width $\mathrm{t}_{5}$ ( $\geq 800 \mathrm{~ns}$ ): LE pulse width

*1: Bits enclosed in parentheses are used when the divide ratio of the programmable reference divider is selected.
Note: One bit of data is shifted into the shift register on the rising edge of the clock.


## PHASE CHARACTERISTICS

## VCO CHARACTERISTICS

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (Do), phase comparator output level ( $\varnothing \mathrm{R}, \varnothing \mathrm{P}$ ) are reversed depending upon FC pin input level. Also, monitor pin (fout) output level of phase comparator is controlled by FC pin input level. The relation between outputs (Do, $\varnothing \mathrm{R}, \varnothing \mathrm{P}$ ) and FC input level are shown below.

|  | $\mathrm{FC}=\mathrm{H}$ or open |  |  |  | FC=L |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DO | $\varnothing$ R | $\varnothing \mathbf{P}$ | fout | DO | $\varnothing$ R | $\varnothing$ P | fout |
| $f r>f p$ | H | L | L | (fr) | L | H | Z | (fp) |
| $f \mathrm{fr}<\mathrm{p}$ | L | H | Z | (fr) | H | L | L | (fp) |
| $f r=f p$ | Z | L | Z | (fr) | Z | L | Z | (fp) |



Note: $\quad \mathrm{Z}=$ (High impedance)
Depending upon VCO characteristics, FC pin should be set accordingly: When VCO characteristics are like (1), FC should be set High or open circuit;
When VCO characteristics are like (2), FC should be set Low.

OUTPUT WAVEFORM


NOTE: Phase error detection range: $-2 \pi$ to $+2 \pi$

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Power Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | V |
|  | $V_{P}$ | Vcc | - | 6.0 | V |
| Input Voltage | V | GND | - | Vcc | V |
| Operating Temperature | Ta | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| Parameter |  | Symbol | Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Power Supply Current |  |  | Icc | - | 7.0 | - | mA | *1 |
| Operating Frequency | fin | fin | 10 | - | 1100 | MHz | *2 |
|  | OSCIN | fosc | - | 12 | 20 | MHz |  |
| Input Sensitivity | fin | Pfin | -10 | - | 6 | dBm | $50 \Omega$ system |
|  | OSCIN | V OSC | 0.5 | - | - | VPP |  |
| High-level Input Voltage | Clock, <br> Data, LE | $\mathrm{V}_{\mathrm{IH}}$ | Vccx0.7 | - | - | V |  |
| Low-level Input Voltage |  | $\mathrm{V}_{\mathrm{IL}}$ | - | - | Vccx0.3 | V |  |
| High-level Input Current | Data Clock | $\mathrm{I}_{\mathrm{IH}}$ | - | - | 1.0 | $\mu \mathrm{A}$ |  |
| Low-level Input Current |  | $\mathrm{I}_{\text {LL }}$ | - | - | -1.0 | $\mu \mathrm{A}$ |  |
| Input Current | OSCIn | losc | - | $\pm 50$ | - | $\mu \mathrm{A}$ |  |
|  | LE, FC | lıE | - | -60 | - | $\mu \mathrm{A}$ |  |
| High-level Output Voltage | $\varnothing$, LD | $\mathrm{V}_{\mathrm{OH}}$ | 4.4 | - | - | V | $\begin{aligned} & \mathrm{Vcc}=5 \mathrm{~V}, \\ & \mathrm{loH}=-1.0 \mathrm{~mA} \end{aligned}$ |
| Low-level Output Voltage | $\varnothing \mathrm{R}, \varnothing \mathrm{P}, \mathrm{LD}$ | V ${ }_{\text {OL }}$ | - | - | 0.4 | V | $\begin{aligned} & \mathrm{Vcc}=5 \mathrm{~V}, \\ & \mathrm{loL}=1.0 \mathrm{~mA} \end{aligned}$ |
| High impedance Cutoff Current | Do, $\varnothing$ P | loff | - | - | 1.1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{cc}}$ to 6 V Voop=GND to 6V |
| Output Current | $\varnothing$, LD | $\mathrm{IOH}^{\text {a }}$ | -1.0 | - | - | mA | $\mathrm{Vcc}=5 \mathrm{~V}$ |
|  | $\varnothing \mathrm{R}, \varnothing \mathrm{P}, \mathrm{LD}$ | loL | - | - | 1.0 | mA | $\mathrm{Vcc}=5 \mathrm{~V}$ |

*1: fin=1.1GHz, OSCIN=12MHz, Vcc=5V. In locked state.
*2: AC coupling. Minimum operating frequency is measured when a capacitor 1000 pF is connected.

## TEST CIRCUIT <br> (FOR MEASURING INPUT SENSITIVITY fin/OSCin)



Note : Pin numbers are based on SOP/SSOP 16-pin packages.

## TYPICAL APPLICATION EXAMPLE



## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| MB15A02PF | Plastic SOP, 16-pin <br> FTP-16P-M06 |
| MB15A02PFV1 | Plastic SSOP, 16-pin <br> FTP-16P-M05 |
| MB15A02PFV2 | Plastic SSOP, 20-pin <br> FTP-20P-M03 |

## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS (Continued)

## 16-LEAD PLASTIC FLAT PACKAGE

(CASE No.: FPT-16P-M06)


## PACKAGE DIMENSIONS (Continued)



## All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.
No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015 Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211, Japan
Tel: (044) 754-3753
FAX: (044) 754-3329

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
FAX: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag,

## Germany

Tel: (06103) 690-0
FAX: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
\#06-04 to \#06-07
Singapore 0718
Tel: 336-1600
FAX: 336-1609

19503
© FUJITSU LIMITED Printed in Japan


[^0]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

[^1]:    Copyright © FUJITSU LIMITED and FUJITSUMICROELECTRONICS, INC.

