

M63155FP

3 PHASE BRUSHLESS MOTOR CONTROLLER

REJ03F0037-0100Z Rev.1.0 Sep.16.2003

Outline

The M63155FP is a three phase brushless motor controller with six external N-channel Power MOSFETs. The motor coil current is controlled by either a PWM pulse duty or a D/A signal level from an external controller.

Both VCC1 and VCC2 can be supplied by either external power supply or internal 5V regulator. Also voltage monitor is available, and whichever of power supplies drops down, it generates an error signal.

Either fast or slow current-decay, either coast(free-run) or dynamic brake(short-brake) can be selected. Several protection circuits are built in, thermal shut down and so on.

Internal tachometer, direction control and oscillator for internal logic are also available.


Features

- Wide voltage range: From 10V to 40V (VM)
- 5V regulator with the external PNP transistor
- Internal gate supply voltage generator (Charge pump)
- Voltage monitor
 - (VM, SVCC, External FET gate & External FET drain-source)
 - (Voltage monitor of External FET gate & External drain-source can be disabled.)
- Motor current control by either a PWM duty or a D/A level
- Selectable fast or slow current-decay
- Selectable coast (free-run) or dynamic brake (short-brake)
- FG internal tachometer (3phase mixed)
- Direction control
- Thermal Shut Down (TSD)
- Power loss brake
- Protection for invalid hall codes


Application

• High Power Three Phase Brushless Motor.





Block Diagram



M63155FP

Pin Description

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	UT	Phase-U Top-side Gate Drive Output	52	VM	Motor Power Supply
2	U	Phase-U Motor Output	51	VGT	Top-side Gate Supply Voltage Output
3	UB	Phase-U Bottom-side Gate Drive Output	50	CP6	Charge-pump Capacitor 6
4	VT	Phase-V Top-side Gate Drive Output	49	CP5	Charge-pump Capacitor 5
5	V	Phase-V Motor Output	48	VGB	Bottom-side Gate Supply Voltage Output
6	VB	Phase-V Bottom-side Gate Drive Output	47	CP4	Charge-pump Capacitor 4
7	WT	Phase-W Top-side Gate Drive Output	46	CP3	Charge-pump Capacitor 3
8	W	Phase-W Motor Output	45	VCP	Charge-pump Voltage Output
9	WB	Phase-W Bottom-side Gate Drive Output	44	CP2	Charge-pump Capacitor 2
10	RSM	Motor Current Sensing Input for big signal line	43	CP1	Charge-pump Capacitor 1
11	-	NC	42	GND	GND
12	-	NC	41	SVCC	External 5V Sensing Input
13	RSS	Motor Current Sensing Input for small signal line	40	VCC2	Big Signal 5V Power Supply
14	HU	HU Hall Sensor Amp. Input	39	OSC1	Oscillator Output 1
15	HV	HV Hall Sensor Amp. Input	38	OSC2	Oscillator Output 2
16	GND	GND	37	GND	GND
17	HW	HW Hall Sensor Amp. Input	36	SGND	Oscillator GND
18	VCC1	Small Signal 5V Power Supply	35	REGR	5V Regulator Phase Compensation
19	TCL	Current Control Off Time Input	34	REGC	5V Regulator Output
20	CTL	Current Control Input	33	REGB	5V Regulator Current Sink
21	CCFB	Output of current comparator	32	REGE	5V Regulator Current Sensing
22	FCE	Voltage monitor enable input	31	REGL	5V Regulator Phase Compensation
23	FG	FG Output	30	BRK	Braking Input
24	FLT	Voltage Monitor Fault Output	29	BRS	Braking Mode Select Input
25	RST	Reset Input	28	FR	Forward / Reverse Select Input
26	DS	Fast / Slow Current Decay Mode Select Input	27	PWM	PWM Input

Absolute Maximum Rating


(unless otherwise noted Ta=25°C centigrade)

			Limits			Ç
Symbol	Parameter	Conditions	Min.	Тур.	Max.	 Unit
Vm	Motor Power Supply	at VM	10	-	40	V
Vcc	5V Power Supply	at VCC1, VCC2	4.0	-	6.0	V
Vto	Top Side Gate Drive Output Voltage	at UT, VT, WT	-	VM +10.8	-	V
Vo	Motor Output Voltage	at U, V, W including motor coil over shoot	-	-	50	V
Vbo	Bottom Side Gate Drive Output Voltage	at UB, VB, WB	-	12.2	-	V
Vin1	Logic Input Voltage	at BRK, BRS, FR, DS, RST, HU, HV, HW	-	-	6	V
Vin2	Logic Input Voltage	PWM	-	-	15	V
Vdo	Open Drain Output Voltage	at FG, FLT, TCL	-	-	6	V
Ido	Open Drai <mark>n Output</mark> Current	at FG, FLT, TCL	0	-	5	mA
Pt	Power Dissipation	Free Air	-	1.2	-	W
Kt	Thermal Derating	Free Air	-	9.6	-	mW/°C
Tj	Junction Temperature		-	-	150	°C
Topr	Operating Temperature		0	-	75	°C
Tstg	Storage Temperature		-20	-	125	°C

Recommended Operating Condition

			Limits			
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Vm	Motor Power Supply	at VM	10	12	40	V
Vcc	5V Power Supply	at VCC1, VCC2	4.5	5.0	5.5	V
		at VCC1 on Power Fail	3.5		5.5	V
Fpwm	PWM Input Frequency	at PWM	10	20	30	kHz

Thermal Derating




This IC's package is POWER-SSOP, so improving the board on which the IC is mounted enables a large power dissipation without a heat sink. For example, using an 1 layer glass epoxy resin board, the IC's power dissipation is 2.6W at least. And it comes to 3.6W by using an improved 2 layer board.

The information of the T, U, V type board is shown in next page.



The boards for thermal derating evaluation



			Limits			
Symbol	Parameter	Conditions	Min. Typ.		Max.	Unit
POWER S	UPPLY (VM, VCC1, VCC2,	VCP, VGB, VGT)				
lm	Motor Power Supply	at VM	-	2.3	5.0	mA
	Current	Normal Control Mode				
		The motor is not driven				
lvcc	5V Power Supply	at VCC1	-	4	7	mA
	Current	Normal Control Mode				
		The motor is not driven				
		at VCC2	-	16	33	mA
		Normal Control Mode				
		The motor is not driven				
Vcp	Charge-pump Output	at VCP,	7.0	8.5	10.0	V
	Voltage	no gate driving				
Vgb	Bottom-side Gate	at VGB,	8.5	11.5	-	V
	Supply Voltage	ILVGB=ILVGT=7.0mA				
Vgt	Top-side Gate Supply	at VGT,	VM	VM	-	V
	Voltage	ILVGB=ILVGT=7.0mA	+7.5	+9.5		
Тср	Charge-pump (VCP)	fosc=1MHz,	-	4	4.8	msec
	Pre-charge Time	Cp1=470nF, Ccp=4.7μF				
		*Refer to the Fig.1.				
Tgb	Charge-pump (VGB)	fosc=1MHz,	-	28	33.6	msec
	Pre-charge Time	Cp2=470nF, Cgb=33μF				
		* Refer to the Fig.1.				
Tgt	Charge-pump (VGT)	fosc=1MHz,	<i>-</i> 2	4	4.8	msec
	Pre-charge Time	Cp3=470nF, Cgt=4.7μF				
		* Refer to the Fig.1.		5		
Fosc	Oscillator Frequency	Rosc=15kΩ	6.4	8.0	9.6	MHz




Fig.1 Charge-pump Pre-charge Time Definition

			Limits				
Symbol	Parameter	Parameter Conditions Min. Typ.		Тур.	Max.	Unit	
REGULAT	OR (REGE, REGB, REGC,	REGR)					
Vr	Regulator Output Voltage	Io=50mA *Note1	4.75	5.0	5.25	V	
Vrin	Regulator Output Voltage Stability for Input Vm Voltage	Vm=10~40V, Io=50mA *Note1	-	0.0	30.0	mV	
Vrout	Regulator Output Voltage Stability for Load Current	Io=0~200mA *Note1	-	0.0	30.0	mV	
Vlim	RS Threshold Voltage	REGE terminal voltage *Note1	0.8	1.0	1.2	V	

^{*} Note1: The values of the external parts are in the "The recommended values of the external parts" table. The hFE of External PNP transistor is "100" minimum.



		Limits			
Parameter	Conditions	Min.	Тур.	Max.	Unit
MONITOR (VM, SVCC, FL	Τ)				
External 5V Monitor	at SVCC	0	-	5.5	V
Input Voltage Range					
External 5V Monitor	at SVCC SVCC=5V	30	50	75	μΑ
Input Current					
External 5V Monitor	External 5V Drop Down	4.00	4.25	4.35	V
Threshold Voltage	*Refer to the Fig.2.				
External 5V Monitor	External 5V Rise up	50	100	150	mV
Hysteresis Voltage	*Refer to the Fig.2.				
VM Monitor	VM Drop Down	9.0	9.5	10.0	V
Threshold Voltage	*Refer to the Fig.2.				
VM Monitor	VM Rise Up	400	500	600	mV
Hysteresis Voltage	*Refer to the Fig.2.				
Hi-side FETs gate		-	-	VM+6	V
monitor					
Threshold Voltage					
Hi-side FETs gate		-	-	200	mV
monitor					
Hysteresis Voltage					
Low-side FETs gate			-	6	V
monitor					
Threshold Voltage					
Low-side FETs gate			-	200	mV
monitor Hysteresis					
Voltage					
Drain-Source monitor		0.7	1	1.3	V
Threshold Voltage					
Drain-Source monitor		-200		-	mV
Hysteresis Voltage		X			
FLT Output Saturation	at FLT, output sink		0.15	0.5	V
Voltage	current: 2mA				
	External 5V Monitor Input Voltage Range External 5V Monitor Input Current External 5V Monitor Input Current External 5V Monitor Threshold Voltage External 5V Monitor Hysteresis Voltage VM Monitor Threshold Voltage VM Monitor Hysteresis Voltage Hi-side FETs gate monitor Threshold Voltage Hi-side FETs gate monitor Threshold Voltage Low-side FETs gate monitor Threshold Voltage Low-side FETs gate monitor Threshold Voltage Drain-Source monitor Threshold Voltage Drain-Source monitor Hysteresis Voltage Drain-Source monitor Hysteresis Voltage FLT Output Saturation	External 5V Monitor Input Voltage Range External 5V Monitor Input Current External 5V Monitor Threshold Voltage VM Monitor VM Drop Down *Refer to the Fig.2. VM Monitor VM Rise Up *Refer to the Fig.2. VM Monitor VM Rise Up *Refer to the Fig.2. VM Hi-side FETs gate Monitor Threshold Voltage Hi-side FETs gate Monitor Hysteresis Voltage Low-side FETs gate Monitor Threshold Voltage Low-side FETs gate Monitor Threshold Voltage Drain-Source monitor Threshold Voltage Drain-Source monitor Threshold Voltage Drain-Source monitor Threshold Voltage Drain-Source monitor Threshold Voltage ELT Output Saturation at FLT, output sink	Parameter Conditions MONITOR (VM, SVCC, FLT) External 5V Monitor at SVCC 0 Input Voltage Range External 5V Monitor at SVCC SVCC=5V 30 Input Current External 5V Monitor External 5V Drop Down 4.00 Threshold Voltage *Refer to the Fig.2. External 5V Monitor External 5V Rise up 50 Hysteresis Voltage *Refer to the Fig.2. VM Monitor VM Drop Down 9.0 Threshold Voltage *Refer to the Fig.2. VM Monitor VM Rise Up 400 Hysteresis Voltage *Refer to the Fig.2. Hi-side FETs gate monitor Threshold Voltage Hi-side FETs gate monitor Threshold Voltage Low-side FETs gate monitor Threshold Voltage Low-side FETs gate monitor Threshold Voltage Drain-Source monitor Threshold Voltage Drain-Source monitor Hysteresis Voltage FLT Output Saturation at FLT, output sink	Parameter Conditions Min. Typ. MONITOR (VM, SVCC, FLT) External 5V Monitor at SVCC 0	Parameter Conditions Min. Typ. Max. MONITOR (VM, SVCC, FLT) External 5V Monitor Input Voltage Range at SVCC 0 - 5.5 External 5V Monitor Input Current at SVCC SVCC=5V 30 50 75 External 5V Monitor Input Current External 5V Drop Down Input Current 4.00 4.25 4.35 External 5V Monitor Input Current External 5V Rise up Input States Input State




Fig.2 Supply Voltage Monitor Time Definition

			Limits			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
CURRENT	CONTROL (RSS, REF, CT	L, TCL, CCFB)				
Vcti	Current Control	at CTL	0	-	3.3	V
	Input Voltage Range					
lcti	Current Control	at CTL,	-2.0	-0.4	-	μΑ
	Input Current	CTL=RSS=0V				
Vtcl	Current Control Off	at TCL	2.4	2.5	2.6	V
	Time					
	Threshold Voltage					
Vtclhy	Current Control Off	at TCL	1.15	1.22	1.29	V
	Time					
	Hysteresis Voltage					
Vstl	Off Time Input	at TCL, output sink	-	0.15	0.5	V
	Saturation Voltage	current: 2mA				
		RSS>CTL				
Vcpi1	Current comparator	at CCFB,	-1	-	-	mA
	Output Current	RSS <ctl< td=""><td></td><td></td><td></td><td></td></ctl<>				
Vcpi2	Current comparator	at CCFB,	-	-	1	mA
	Output Current	RSS>CTL				
Vcpv1	Current comparator	at CCFB,	0.5	-	-	V
	Saturation Voltage	sink current 1mA				
Vcpv2	Current comparator	at CCFB,	-	-	VCC1	V
	Saturation Voltage	source current 1mA			-0.5	
HALL SIG	NAL (HU, HV, HW, FG)					
Vhah	Hall High-State Input		2.0	-	-	V
	Voltage			A		
Vhal	Hall Low-State Input		-		1.0	V
	Voltage					
lhah	Hall High-State Input	Vha= 5V		0	1.0	μА
	Current		2.0			•
lhal	Hall Low-State Input	Vha = 0V	-1.0	0	1.	μΑ
	Current					•
Vsfg	FG Output Saturation	at FG, output sink	-	0.15	0.5	V
-	Voltage	current : 2mA				
	•					

		,	Limits			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
LOGIC INF	PUT (DS, FR, BRS, BRK)					
Vlgh	Logic High-State		2.0	-	-	V
	Input Voltage					
Vlgl	Logic Low-State		-	-	1.0	V
	Input Voltage					
llgh	Logic High-State	VIg= 5V	-	100	150	μΑ
	Input Current					
llgl	Logic Low-State	Vlg= 0V	-1.0	0	-	μА
LOGIC INF	PUT[Level shift] (PWM)					
VIsh	Logic High-State		3.2	-	-	V
	Input Voltage					
VIsI	Logic Low-State		-	-	2.8	V
	Input Voltage					
llsh	Logic High-State	Vls=11.5V	-	0	1	μА
	Input Current					
llsl	Logic Low-State	VIs=0V	-1	0	-	μА
	VE OUTPUTS (UT, VT, WT,					
Vtoh	Top Side Gate Drive	Vtoh=VGT-UT, VGT-VT,	-	0.7	1.2	V
	High State Voltage	VGT-WT				
		Iload = -10 mA , Rg=0 Ω				
Vtol	Top Side Gate Drive	Vtol=UT-U, VT-V, WT-		0.25	0.40	V
	Low State Voltage	W				
\	Datters Cide Cate Drive	Iload = 10 mA , Rg= 0Ω		0.7	1.2	V
Vboh	Bottom Side Gate Drive High State Voltage	Vboh=VGB-UB, VGB- VB, VGB-WB		0.7	1.2	V
	rlight State Voltage	lload = -10 mA , Rg=0 Ω				
Vbol	Bottom Side Gate Drive	Vbol=UB-RS, VB-RS,		0.25	0.40	V
V 501	Low State Voltage	WB-RS	Va	0.20	0.10	· ·
		Iload = 10 mA , Rg=0 Ω				
Ton	Turn-on Delay	*Refer to the Fig.3.	-	150		nsec
Toff	Turn-off Delay	*Refer to the Fig.3.	- ,	100		nsec
Ttr	Top Side Switching		-	200		nsec
	Rise Time					
Ttf	Top Side Switching	CL =1200pF, Rg=0 Ω	-	80	-	nsec
	Fall Time	*Refer to the Fig.3.				
Tbr	Bottom Side Switching		-	200	-	nsec
	Rise Time					
Tbf	Bottom Side Switching	CL=1200pF, Rg=0Ω	-	80	-	nsec
	Fall Time	*Refer to the Fig.3.				




Fig.3 Gate Drive Output Time Characteristics Definition

- * Note2: Vout is the external Nch MOS FET 's gate-source voltage. The definition is, UT-U, VT-V, WT-W, and U=V=W=VM=12V, Capacitor Load CL=1200pF. UB-RS, VB-RS, WB-RS, and RS=0V, Capacitor Load CL=1200pF.
- * Note3: VA is the power supply voltage of the gate drive output. The definition is, VGT-VM=10.8V for UT-U, VT-V, WT-W. VGB=12.2V for UB-RS, VB-RS, WB-RS.
- * Note4: The waveform above-mentioned is one of the switching timing, because an gate drive output state is due to Hall sensor Amp. inputs. Please refer to the "Hall Signal Inputs and Motor Outputs Timing Diagram".



Function Explanation

1. VM terminal (VM)

The power supply for the M63155FP is connected between this terminal and GND.

2. VCC terminals (VCC1, VCC2)

The 5V power supply for the M63155FP is connected between these terminals and GND.

The VCC1 supplies small signal 5V, and the VCC2 supplies big signal 5V (for Charge Pump).

*Notes: In order to ensure proper coast/braking operation even after detecting power loss, it is necessary to make the VCC1 supplies maintain externally.

The state of the fault latch and the guaranteed function of other shutdown circuits is maintained by the charge held on Cvcc1. Therefore, the length of this extended operation is determined by the value of Cvcc1.

The calculation method of a minimum value for Cvcc1, given a minimum hold-up time requirement (t).

Coarse hold-up calculation

 $Cvcc1(min) = t \times iss / [Vcc1(nom) - Vcc1(min)]$

for C in farads:

t = hold-up time (sec)

iss = steady-state Vcc1 node current in fault mode (A)

V = delta V from nominal to minimum (volts)

3. Hall Input Terminals (HU, HV, HW)

These terminals are connected to the Hall effect commutation IC's output of the brushless motor, which have open-collector outputs.

4. Output Terminals (UT, VT, WT, U, V, W, UB, VB, WB)

These terminals are the gate drive outputs for the external MOS FETs. UT, VT and WT are the gate drive outputs for the top side external MOS FETs. U, V and W are connected to the motor output terminals and the source terminals of the top side external MOS FETs. UB, VB and WB are the gate drive outputs for the bottom side external MOS FETs.



Function Explanation

5. Oscillator (OSC1, OSC2, SGND)

The oscillation frequency (Fosc) of the oscillator is determined by the external capacitor and resistor which are connected to these terminals. The capacitor is connected between OSC2 and SGND, and the resistor is connected between OSC1 and OSC2.

SGND is the common terminal of the oscillator circuit. So it is connected to the root of the board GND due to getting the high accurate performance. The oscillation frequency theoretical value is given by:

(Fosc)
$$\frac{1}{-2 \text{ Rosc Cosc } ln(\frac{1}{2})}$$

Rosc: External resistance for oscillator Cosc: External condenser for oscillator

However, the actual oscillation frequency is different by influence of response of the oscillator circuit. The characteristic of the theoretical oscillation Frequency – the actual oscillation frequency is as follows (Fig.4).




Fig.4 The characteristic of oscillation frequency (Cosc=180pF)

6. Charge Pump (CP1, CP2, VCP / CP3, CP4, VGB / CP5, CP6, VGT)

The charge pump consists of an internal circuit and two external capacitors. One capacitor should be connected between the CP1 (CP3/CP5) terminal and the CP2 (CP4/CP6) terminal, and the other capacitor should be connected between the VCP (VGB/VGT) terminal and GND.

The VGB (VGT) (the output of the charge pump circuit) is connected internally to the source of the bottom side P-channel pre-driver transistors.) So the bottom side gate drive transistors are powered by VGB and top side by VGT.

The explanation of the charge pump function is as follows (Fig.5). And the characteristic of the PWM Input Frequency – the VGB(VGT) is as follows (Fig.6).




Fig.5 Charge Pump Circuit

(1) Q1=OFF, Q2=ON

The voltage of the CP2 terminal

(Vcp2) is given by: Vcp2 = VCC2 - VF

VF is the threshold voltage of the diodesD1, D2.

At this time, a capacitor connected between the CP1 terminal and the CP2 terminal is charged up.

(2) Q1=ON, Q2=OFF

Then the Q1 and Q2 are switched (the Q1 is turned on and the Q2 is turned off).

The Vcp2 is given by: Vcp2 = (VCC2 - VF) + VCC2

And the charge-pump voltage is given by: $VCP = (VCC_2 - VF) + VCC_2 - VF = 2VCC_2 - 2VF$


In case of VCC2=5V and VF=0.7V, VCP is 10-1.4=8.6V.

(3) VGB, VGT

Likewise VCP mentioned above, VGB and VGT voltage is given by:

VGB = (CP2 - VF) + VCP - VF = CP2 + VCP - 2VF

VGT = (VM - VF) + VGB - VF = VM + VGB - 2VF






Fig.6 PWM Input Frequency (Fpwm) - VGB(VGT) characteristic

In case of VCC1=VCC2=5V, VM=12V, RST=PWM=FR=BRK=HV=5V, DS=BRS=HU=HW=0V,Cp1~3=470nF, Ccp=Cgt= 4.7µF, Cgb=33µF, Fosc=8MHz

7. 5V Regulator (REGE, REGB, REGC, REGR, REGL)

The 5V regulator with the external PNP Tr. included the internal gain resistors. It has the output current limit function which needs the external current sensing resistor.

The explanation of the 5V Regulator function is as follows (Fig.7).




Fig. 7 5V Regulator application circuit and characteristics


8. Current Control (RSS, RSM, CTL, TCL)

RSS is the sensing input of the motor current. A filter resistor(Rnf) should be connected between this terminal and the RSM terminal. A sensing resistor(RS) should be connected between the RSM and motor ground. The current control circuit compares the voltage of the sensing resistor(RS) with the CTL terminal input voltage.

When the motor current reaches the threshold voltage (the CTL terminal input voltage), the current control circuit shuts down the motor current with turning off the external FETs during the constant period determined by the external elements on the TCL terminal. This function acts independent of the PWM input signal.

If the motor current is controlled by the only PWM input signal, this current control circuit acts as a motor current limit protection circuit. In this case, the motor current limit value could be determined by the CTL input voltage.

(1) Current control function



The motor current is controlled by the CTL input voltage. When the motor current reaches the threshold voltage, the motor current is shut down while the constant period. The period of the motor shutting down is given by:

(Off Time) Rcl Ccl
$$ln(\frac{VCC1 \ Vtcl}{VCC1})$$

Rcl: Current control Off Time Resistance Ccl: Current control Off Time Condenser

Vtcl : Current control Off Time Threshold Voltage

(typ; 2.5V)


The motor control current value is given by:

(Control Current)
$$\frac{\text{Vctl}}{\text{Rs}}$$

Vctl: CTL terminal input voltage (from MCU)
Rs: Motor current sensing resistor value

The CTL input resistor(Rcin) sets the same value of the limit sensing low pass filter resistor(Rnf) to compensate the input impedance of current comparator.

(2) Current limit function



The Current control circuit could be acted as the current limit protection circuit. In this case, the motor current is controlled by the PWM input duty.

The value of the motor current limit is given by:

Vref: output voltage (ex.; VCC1=5V)

Rct1, Rct2: VCC1 into CTL dividing resistor value
Rs: Motor current sensing resistor value

When the motor current reaches the limit current value, the motor current is shut down while the constant period like as above mentioned in "(1) Current control function".

The CTL input resistor(Rcin) sets the below equation value to compensate the input impedance of current comparator.

Rcin (Rct1//Rct2) Rnf

Rct1, Rct2: VCC1 into CTL dividing resistor value Rnf: Limit sensing low pass filter resistor value

Fig. 8 Motor Current Control Function

9. Current Decay Method (DS)

The current decay method is determined by the input into the DS terminal. In slow-decay mode, only the high side MOS FET is switched open during a PWM OFF (Low) cycle. The fast-decay mode switches both the high and low side MOS FETs.

Table 1. gives the DS selection truth table.

TABLE 1. DS Selection Truth Table

DS	Function Mode
High	Slow-Decay
Low	Fast-Decay

The output MOS FETs are controlled by PWM signal as follows.




Fig. 9 Current Decay Method at the MOS FETs Control with PWM Signal

10. Braking Mode Enable (BRK)

In the normal motor rotation, the motor is able to be braked optionally by external control signal put into the BRK terminal. The braking mode, either coast (free-run) or brake (short-brake) is selected by the BRS terminal (cf. 12. Brake Mode Selection -1)).

Table 2. gives the BRK selection truth table.

TABLE 2. BRK Selection Truth Table

BRK	Function Mode
High	Normal Control Mode
Low	Brake Mode

11. Voltage Monitor (VM, SVCC, FLT)

If either the motor power supply (VM) or the 5V (SVCC) or both drops below the threshold, FLT is "Low". At this time, the BRS state (cf. 12. Braking Mode Selection) is latched by this FLT "L" signal and keeps its state. (a detailed explanation is given under item "18. Protection circuit" on page 23.)

Then, the return of the FLT is decided by conditions of the Voltage Monitor comparator output and Reset input (RST).




Fig.10 Voltage Monitor Circuit & Timing Chart

5000



12. Braking Mode Selection (BRS)

1) In the normal mode (FLT output is "H")

The braking mode whether coast (free-run) or brake (short-brake) is selected by the BRS terminal. In the coast (free-run) mode, all of the output terminals are floating. On the other side, in the brake (short-brake) mode, all of the top side MOS FETs are turned off and all of the bottom side MOS FETs are turned on. This Braking Mode provides a braking torque which depends on the motor speed.

2) In the fault mode (FLT output is "L")

In this case, the braking mode whether coast or brake is selected by the PWM signal irrelevant to the BRK signal and the Current Control (RSS, CTL, TCL) function. The BRS state is latched by the FLT "L" signal. In the BRS "L" state the coast mode is selected, while in the BRS "H" state the PWM signal determines the brake mode.

And at this time, the positive power supply for the gate of the bottom side MOS FETs is provided by the charge-pump external capacitor (Cgb; cf. Application circuit).

If gate drive to the bottom side MOS FETs is chopped via external control of the PWM pin, the minimum value for Cgb is given in the following formula.

Coarse Cgb calculation

 $Cgb(min) = t \times f \times 3q(gate) / [Vcgb(initial) - Vcgb(final)]$

for C in farads:

t = soft braking time (sec)

f = a chop frequency for PWM pin (Hz)

q(gate) = a electric charge stored in MOS FET gate (C)

q(gate): refer to the data sheet of selected MOS FET

* In brake mode, the three bottom side MOS FETs(UB,VB,WB) turns on simultaneously. So, it is needed by 3q(gate).

Vcgb = delta V from initial to final (volts)

Table 3. gives the BRS selection truth table.

TABLE 3. BRS Selection Truth Table

	normal mode (FLT;H)		fault mode (FL	T;L)		
BRS	BRK; H	BRK; L		PWM; H	PWM; L	
High	Normal	Brake		Brake	Coast	
Low	Normal	Coast	7/3	Coast		

13. Reset input (RST)

This input used to enable the device. The "H" input allows the gate drive output to follow "Motor I/O truth table". The "L" input forces all gate drive output to 0V, coast(free-run) mode, and overrides the BRK state. And this "L" input also resets the BRS state latched by the FLT "L" signal.

Table 4. gives the RST selection truth table.

TABLE 4. RST Selection Truth Table

RST	Function Mode
High	Enable the device
Low	Disable the device (Reset the BRS and FLT state)

14. Motor Rotation Direction (FR)

With the FR input at logic "High", the circuits are allowed to follow the commutation sequence for the motor rotation in the forward direction. With the FR input at logic "Low", the internal switching matrix logic is inverted to drive the motor in the reverse rotation.

Table 5. gives the FR selection truth table.

TABLE 5. FR Selection Truth Table

FR	Function Mode
High	Forward Rotation
Low	Reverse Rotation

The relationship of the Hall sensors and the rotor of the motor is as follows.




Fig. 11 Motor Rotation Direction

15. Motor Rotation Speed Signal (FG)

The FG terminal is connected to the output of the internal tachometer which generates 3 pulse signal per electrical revolution from the Hall sensor inputs. The relationship between the motor rotation speed and FG output signal frequency is given by;

(Motor speed [rpm])
$$f_{FG} \times 60 = \frac{1}{Np \times 2 \times 3}$$

f_{FG}: FG output signal frequency [Hz]
Np: Motor pole number

16. PWM Input (PWM)

In the normal mode (FLT is "H"), the PWM signal is applied to this terminal to control the motor speed. The motor speed is due to the duty of the PWM input signal. On the other side, in the case of the FLT "L" state and the BRS "H" state, the PWM signal determines the brake mode. (cf. 11. Voltage Monitor (VM, SVCC, FLT)). Table 6. gives the PWM selection truth table.

TABLE 6. PWM Selection Truth Table

PWM	Function Mode
High	Normal circulate current
Low	Recirculate current

17. Disable FET Voltage Monitors Input (FCE)

Usually, FCE is set "L".

When fail of external FETs gate voltage or D-S voltage is detected, the FCE can be set "H" to disable the external voltage check.

Detail explanation is shown in 5)D-S voltage monitor and 6)External FETs gate voltage monitor on page 23.

18. Protection circuit

1) VM voltage monitor (VM: Motor supply voltage)

If VM drops below the Vthm, FLT is "L". Then the return of the FLT is decided by Vthm+Vmhy and RST toggled(H-L-H) .

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

2) SVCC voltage monitor (SVCC: External 5V power supply)

If SVCC drops below the Vths,FLT is "L". Then,the return of the FLT is decided by Vths+Vshy and RST toggled(H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

For relationships between protection and FLT output refer to Fig.18 on page 24.

3) TSD (Thermal shut down)

This function is for thermal protection. The Thermal Shut Down (TSD) circuit has a thermal sensor for the junction temperature of the device. If the temperature goes above the TSD function start temperature, the TSD circuit shut down the high-side Motor Pre-drive circuit and sets the fault latch.

Once the TSD circuit start the shut down function, it continues to the TSD function stop temperature.

The Table 7. gives the TSD function start / stop temperatures.

TABLE 7. Thermal Shut Down Truth Table

Parameter	Typical Value	Units
Function Start temperature	140	degrees centigrade
Function Stop Temperature	110	degrees centigrade

^{*} Note5: These TSD temperature are the target temperatures for circuit design, not the guaranteed value.

4) HALL code check

If all halls are "H" or "L", FLT is "L". Then, the return of the FLT is decided by RST toggled (H-L-H). Detail drawing are in Fig. 10 on page 18 and in Fig. 24,25 on page 27.

5) D-S voltage monitor (Drain-source voltage monitor of Top side External FETs)

In case of Fig.20 on page 25, FLT is "L".

The timing to check the Drain-source voltage refer to Fig.21 on page 25.

Then, the return of the FLT is decided by RST toggled (H-L-H).

Detail drawing are in Fig. 10 on page 20 and in Fig. 24,25 on page 27.

The protection circuit is disable by setting a FCE pin to "H".

Detail drawing are in Fig.22 on page 26.

6) External FETs gate voltage monitor (Voltage of the hi-side FETs gate x3, Voltage of the low-side FETs gate x3) The timing that each External FET is ON, If each gate voltage does'nt come to threshold, FLT is "L".

The timing to check each gate voltage refer to Fig.19 on page 24.

Then, the return of the FLT is decided by RST toggled (H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

The protection circuit is disable by setting a FCE pin to "H".

Detail drawing are in Fig.23 on page 26.




Fig.18 relations between each protections and FLT output




Fig.19 Timing chart of gate voltage monitor in Fast Decay




Fig.20 Drain-Source voltage monitor of external FETs




Fig.21 Timing of drain-source voltage monitor




Fig.22 Timing chart of gate voltage monitor in Fast Decay




Fig.23 Timing of drain-source voltage monitor

Function Explanation




Fig.24 Timing chart in power on and off (Pattern A)




Fig.25 Timing chart in power on and off (Pattern B)

A*: VM, TSD, HALL, VDSM-U, UT, VT, WT, UB, VB and WB in Fig. 18 on page 24

19. Power Loss Brake

In Power Loss Brake, calculation of capacitor value is show by Fig.26, and Block diagram of VGB line is Show by Fig.27.




Fig.26 Calculation of VGB current at Power Loss Brake




Fig.27 Block diagram of Pre Driver

Motor Input/Output Truth Table

NIa	Input									Output						Condition	
No.	DS	FR	BRK			HU	HV	HW	UT	UB	VT	VΒ	WT	WB	FG	Condition	
1	Н	Н	Н	H/L	Н	Н	Н	Н	L	L	L	L	L	L	Н		
2	Н	Н	<u>H</u>	H/L	L	H	Н	Н	L <u>L</u>	<u> </u>	L.	L	L	Ļ	H		
3	Н	Н	<u>H</u>	H/L	H	H	L	Н	Ļ	<u>H</u>	Η.	L	L	Ļ	L		
4	Н	Н	H	H/L	L	H	L	Н	L-	<u>H</u>	Ļ	L	L	Ļ	L		
<u>5</u>	H	H	H	H/L H/L	H	H H	L	Ļ	H	H		<u> </u>	H	<u> </u>	H		
7	Н	Н	Н	H/L	H	H	Н	L	늰	- <u>F</u>	는	H	Н	L	L	 	
8	H	H	H	H/L	L	H	H	Ė	ᅡ	t	Ŀ	H	L	ᆫ	L	Regular mode	
9	H	H	H	H/L	Н	H	H	Ŀ	H	Ė	Ŀ	H	Ĺ	Ė	Н	> *Rotate Direction ; Forward	
10	H	H	H	H/L	-:-	ᆫ	Н	Ŀ	Η̈́	亡	Ŀ	Н	Ĺ	亡	H	*Current Decay MODE; Slow Decay	
11	Н	Н	H	H/L	H	ΙĪ	Н	H	H	Ī	Ē	Ť.	Ē	H	Ė	*non-Brake-state	
12	Н	Н	Н	H/L	L	L	Н	Н	L	L	L	L	L	Н	L		
13	Н	Н	Н	H/L	Н	L	L	Н	L	L	Н	L	L	Н	Н		
14	Н	Н	Н	H/L	L	L	L	Н	L	L	L	L	L	Н	Н	\mathcal{V}	
15	Н	Н	Н	H/L	Н	L	Ш	L	L	L	L	L	L	L	L		
16	Н	Н	Н	H/L	L	L		L	L	L	L	L	L	L	L		
17	Н	Н	L	Н	Н	Н	H	Н	L	Н	L	Н	L	Н	Н		
18	Н	Н	L	Н	L	Н	Н	H	L	Н	L	Н	L	Н	Н		
19	Н	Н	L	Н	Н	Ħ	L	Н	L	<u>H</u>	L	Н	L	Н	L	h	
20	Η:	Н	L	H	L	Н	Ļ	H	L	H	L.	Η:	L	Η:	L.		
21	Н	H	Ļ	Η:	Н	H	Ľ	(P		Н	L.	H	L	: T	Ξ:		
22	Н	Н	L	H	L	H	:	L	L.	H	L	Н	L	H	H		
23	Н	Н	Ļ	H	H	H	Н	L	4	<u>H</u>	Ļ	Н	L	H	L	Regular mode	
24 25	H	H	L	H	H	H	H	L.	<u> </u>	H	L	H	<u>L</u>	H	H	*Rotate Direction ; Forward	
26	Н	Н	<u>L</u>	Н		ŧ	H	L	H	H	+	Н	L	Н	Н	*Current Decay MODE; Slow Decay	
27	Н	Н	L	Н	H	ᇈ	Н	H	난	Н	L	Н	Ŀ	Н	L	*Short-Brake-State	
28	Н	H	L	H	L	L	Н	H	L	H	Ė	Н	Ė	H	L	"Short-brake-State	
29	H	H	Ŀ	H	H	忙	L	Н		H	t	H	È	H	H		
30	H	H	Ē	<u>н</u>	L	t	Ė	Ħ	t	<u>.:</u>	Ė	H	1	H	H	\mathcal{V}	
31	Н	Н	Ē	Н	H	Ī	Ī	Ľ	Ī	CH)	Ī	Н	Ī	Н	L		
32	Н	Н	L	Н	L	L	L	L		XH/	<u>A</u> L	Н	L	H	L		
33	Н	Н	L	L	Н	Н	Н	Н	L	-L/		L	L	L	H		
34	Н	Н	L	L	L	Н	Н	Н	L	L(_L/	L	L	T.	H		
35	Н	Н	L	L	Н	Η	L	Н	L	L	L	٦	L	7	_		
36	Н	Н	L	L	L	Н	L	Н	L	L	L	L	L	L	L		
37	Н	Н	L	L	Н	Н	L	L	L	<u>L</u>	L	Ļ	4	L	H		
38	Н	Н	L	Ļ	L	Н	L	L	ĻĻ	<u> </u>	L	L	L	L	Н		
39	H	Н	Ļ	⊢⊢	Н.	H	Η:	_L	Ļ	<u> </u>	L	L	L		Ŀ	Regular mode	
40	Н	Н	L	⊢⊢	_ <u>L</u>	Н	I :	L	⊢⊢	<u> </u>	L	L	L	4	1	*Rotate Direction ; Forward	
41	Н	H	L	片	H L	┝	H	<u>L</u>	는	<u> </u>	L	L	L	L	H	*Current Decay MODE; Slow Decay	
42	H	H	L	L	H	L	Н	Н	늰	<u> </u>	L	L	L	는	1	*Free-Run-State	
44	Н	H	L	ᅡ	L	는	Н	Н	는	ᅡ	는	Ė	는	늰		"Flee-null-otate	
45	H	H	Ī	H	Н	Ħ	L	H	H	Ť	Ī	Ī	ī	i	Н		
46	Н	H	Ē	Ħ	L	ī	Ī	H	Ħ	ī	Ī	Ī	T	己	Н		
47	Н	Н	L	Ē	H	Ī	Ĺ	L	Ē	Ē	Ĺ	Ĺ	Ĺ	Ĺ	Ĺ		
48	Н	Н	Ē	Ī	L	Ĺ	L	L	Ē	Ē	L	L	Ē	Ē	L		
49	Н	L	Н	H/L	Н	Н	Н	Н	L	L	L	L	L	L	Н		
50	Н	L	Н	H/L	L	Н	Н	Н	L	L	L	L	L	L	Н		
51	Н	L	Н	H/L	Н	Н	L	Н	Н	L	L	Н	L	L	L		
52	Н	L	Н	H/L	L	Н	L	Н	L	L	L	Н	L	L	L		
53	Н	L	Н	H/L	Н	Н	L	L	Н	L	L	L	L	Τ	Н		
54	Н	L	Н	H/L	L	Н	L	L	L	<u>L</u>	L	L	L	Н	Н		
55	Н	L	Н	H/L	Н	Н	Н	L	L	Ļ	H	L	L	Н	L	Regular mode	
56	Н	Ļ	H	H/L	L	H	Н	L	ᄔ	<u> </u>	L	L	L	H	L.	*Rotate Direction ; Reverse	
57	Н	L	Н	H/L	H	Ļ	Η:	L	Ļ	<u>H</u>	Η.	L	Ļ	Ļ	H		
58	Н	L	Н	H/L	L	Ļ	Ξ:	L	Ļ	Н	L	L	L	Ļ	Η	*Current Decay MODE ; Slow Decay	
59	Н	L	Н	H/L	Η_	Ļ	Н		H	<u>H</u>	L	L	H	Ļ	L	*non-Brake-state	
60	Н	L	Н	H/L	L	Ļ	H	Н	H	H L	L	H	L H	Ļ	L		
61 62	H	L	H	H/L H/L	H L	L	L	H	L	늰	L	H	L	<u> </u>	H	\mathcal{V}	
63	Н	L	Н	H/L	Н	L	L	L	늡	<u> </u>	는	L	L	는	L		
64	Н	Ė	H	H/L	L	+	Ė	÷	H	÷	÷	÷	Ė	Ť	Ė		
04	- 11	L	11	11/∟	_		_		┕			_	┕	L	┙		


Motor Input/Output Truth Table

	Input								Output							Condition	
No.	DS	FR	BRK			HU	HV	HW	UT	UB	VT		WT	WB	FG	Condition	
65	Н	L	L	Н	Н	Н	Н	Н	L	Н	L	Н	L	Н	Н		
66	H	L	L	Н	L	Η:	Η.	H	Ŀ	<u>H</u>	Ŀ	H	L	H	Η.		
67 68	H	L	L	H	H L	H	L	H	L.	H	<u> </u>	H	_ <u>L</u>	H	L	\	
69	H	Ĺ	L	H	H	H	ᆫ	L	H	H	Ė	H	L	H	H		
70	H	Ė	Ė	H	- L	H	È	Ė	t	H	Ė	H	Ĺ	Н	H	1	
71	Н	L	L	Н	H	Н	Н	L	L	Н	L	Н	L	Н	L	Domilar made	
72	Н	L	L	Н	L	Н	Н	L	L	Н	L	Н	L	Н	L	Regular mode	
73	Н	L	L	Н	H.	L	Н	L	L.	Н	L	Н	L	Н	Н	*Rotate Direction ; Reverse	
74	H	L	Ļ	H	L	Ļ	H	L	Ļ	H	L	H	L	H	Η.	*Current Decay MODE ; Slow Decay	
75 76	H	L	L	H	H L	<u>L</u>	H	H	L	H	L	H	L	H	<u> </u>	*Short-Brake-state	
77	H	Ė	t	H	Н	t	Ľ	H	난	H	t	H	È	H	H	i	
78	Н	L	Ī	H	L	Ī	L	H	L	H	L	Н	L	Н	Н	ν Ι	
79	Н	L	L	Н	Н	L	ш	L	L	Н	L	Н	L	Н	Ш		
80	Н	L	L	Н	L	Ĺ	L	L	L	Н	L	Н	L	Н	L		
81	H	L	L	L	Η	Ξ.	H	H	L	L	L	L	L	L	Η:		
82 83	H	L	L	L	H	H	H	H		L	L	L	L		H L	<u> </u>	
84	H	-	L	L	I	Н	L/	H	-	-	-	L	L	L	+	1)	
85	H	L	Ė	L	H	H	Ė.	世	1	-L	L	L	L	Ė	H	1	
86	Н	Ĺ	Ĺ	Ĺ	Ĺ	Ξ	ļ	Ī	Į	L	Ē	Ĺ	Ĺ	Ĺ	H	1	
87	Н	L	L	L	Н	Н	Н	L (4	L	L	L	L	L	L	Regular mode	
88	Н	L	L	L	L	H	Н	١.	ـاـ	L		L	L	L	L	*Rotate Direction ; Reverse	
89	H	L	L	L	Η `		H	L	۲.		4	L	L	L	Н		
90 91	H	L	L	L	H	L d	H	L H	H	L		Ł	L	L	Η	*Current Decay MODE ; Slow Decay *Free-Run-state	
92	H	-	늡	L	L	t	Н	H	1	L	-		L	Ŀ	-	*Free-Huri-State	
93	H	Ė	Ė	Ť	H	È	Ë	Ħ	Ť	Ė	ᆫ	L.	t	Ė	H	1	
94	Н	L	L	L	L	L	L	H	L	4	L	T	L	L	Н	ν Ι	
95	Н	L	L	L	Н	L	L	L	L((T)	L	L	L	L	L		
96	H	L	L	L	<u>L</u>	L	L	L	4	L	/L	L	L	L	_		
97 98	닏	H	H	H/L H/L	H	H	H	H	L	<u>L</u>		L	_ <u>L</u>		H		
99	는	Н	Н	H/L	Н	Н		Н	늰	H	1	L	L	L	П		
100	Ė	Н	Н	H/L	L L	H	Ė	H	Ė	L	L	Ĺ		4	Ť		
101	L	Н	Н	H/L	H	Н	L	L	L	Н	L	Ļ	Н	L	Н		
102	L	Н	Н	H/L	L	Н	L	L	L	L	L		Ĺ	4	Н		
103	L						Н	L	L	L	L	Н	Н	. 10	1		
104		Н	Н	H/L	Н	Н								<u> </u>	<u> </u>	Regular mode	
	┝┼┤	Н	Н	H/L	L	Η	Н	L]=	L	L	L	L		146	Regular mode *Rotate Direction : Forward	
105 106		H	H	H/L H/L	JΙ	H	H	L	⊣	L	L	Н	L	L		*Rotate Direction ; Forward	
106		H H	Н	H/L H/L H/L	L	Η	Н	L L							HHH	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
	L	H	H H	H/L H/L	JIJ	H L L	H H	L	L	L	L	H	L	اد اد اد	H	*Rotate Direction ; Forward	
106 107 108 109				H/L H/L H/L H/L H/L	<u>Н</u> Н	H L L	H H H	L L H H	L		L	H	L L	L L I	エレーエ	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110				H/L H/L H/L H/L H/L H/L	H H H H	H L L	H H H	L L H H	L	L		H L L			H H L	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111				H/L H/L H/L H/L H/L H/L	H H H H	H L L L	H H H L L					H			H L H H L	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112		T	T T T T T T T T	H/L H/L H/L H/L H/L H/L H/L	L H H L H L	H L L L L	H H H L L								I	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113				H/L H/L H/L H/L H/L H/L H/L H/L	L H H L H L	H L L L L	H H H L L								T	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112		T		H/L H/L H/L H/L H/L H/L H/L	L H H L H	H L L L L	H H H L L								I	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116				H/L H/L H/L H/L H/L H/L H/L H/L H			H H H L L L								H	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116				H/L H/L H/L H/L H/L H/L H/L H/L H H H			H H H L L L								<u> </u>	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117				H/L H/L H/L H/L H/L H/L H/L H H H H H		H L L L L L L L L L L L L L L L L L L L	H H H L L L L								H	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117 118				H/L H/L H/L H/L H/L H/L H/L H H H H H			H H H L L L H H H								<u> </u>	*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state	
106 107 108 109 110 111 112 113 114 115 116 117 118 119				H/L H/L H/L H/L H/L H/L H/L H H H H H H			H H H H L L L H H H									*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120							H H H H L L L H H H L L									*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121				H/L H/L H/L H/L H/L H/L H/L H H H H H H			H H H H L L L H H H									*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode *Rotate Direction ; Forward	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124																*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode *Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125																*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode *Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 123 124 125 126																*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode *Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125																*Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *non-Brake-state Regular mode *Rotate Direction ; Forward *Current Decay MODE ; Fast Decay	


Motor Input/Output Truth Table

Г	Input							Output							Opensillian	
No.	DS	FR	BRK	BRS		HU	HV	HW	UT	UB	VT		WT	WB	FG	Condition
129	L	Н	L	L	Н	Н	Н	Н	L	L	L	L	L	L	Н	
130	L	H	Ŀ	L.	L	H	Η.	H	Ŀ	L	L	Ŀ	L	Ŀ	Η.	
131 132	_ <u>L</u>	H	_ <u>L</u>	L	H	H	L	H	L	_ <u>L</u>	L	_ <u>L</u>	L	L	L	1
133	는	Н	-	Ŀ	Н	Н	눈	L	는	L	는	-	L	눈	Н	
134	ΙĖ	H	Ė	Ŀ	Ľ	H	Ė	Ĺ	Ė	L	Ŀ	Ė	L	Ė	H	1
135	L	Н	L	L	Н	Н	Н	L	L	L	L	L	L	L	L	Domilor mode
136	L	Н	L	L	L	Н	Н	L	L	L	L	L	L	L	L	Regular mode
137	L	Н	L	L.	Н	L	Н	L	L	L	L	L	L	L	Н	*Rotate Direction ; Forward
138	ĻĻ	H	Ŀ	L.	L	L.	Н	L	Ŀ	Ļ		L	Ļ	Ļ	Η.	*Current Decay MODE ; Fast Decay
139 140	L	H	<u> </u>	<u> </u>	H	L	H	H	는	L	L	L	L	L	<u> </u>	*Free-Run-state
141	눈	H	t	t	H	ᆫ	''	H	ᅡ	Ė	t	t	È	ᆫ	H	1
142	Ī	Н	L	L	L	Ē	L	Н	Ī	L	L	L	Ē	L	Н	ν
143	L	Н	L	ш	Н	L	L	L	L	L	Ш	L	L	L	ш	
144	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	
145	Ļ	L	I.	H/L	Ξ-	Н	H	\forall	Ļ	L	L	L	L	L	H	
146 147	L	L	H	H/L H/L	H	I	H_	H H	H	L	L	H	L	L	H	<u> </u>
148	는	L	Н	H/L	L	Ŧ	Ł	H	1	L	L	П	-	<u> </u>	-	1)
149	Ŀ	L	Н	H/L	Н	I	Ŀ	#	H	>L	L	L	L	Н	Н	1
150	Ĺ	Ĺ	H	H/L	Ĺ	H		Ī	Ĺ	L	ļ	Ĺ	Ĺ	Ë	Ή	1
151	L	L	Н	H/L	Н	Н	Н	L (4	L	Н	L	L	Н	L	Regular mode
152	L	١.	Η:	H/L	۵:	H	Н		L	L		ᆈ.	L	٦.	L	*Rotate Direction ; Reverse
153	L	L	Н	H/L	Η `	4	H	L	Ļ	H	Η.	L	L		Н	*Current Decay MODE; Fast Decay
154 155	는	L	H	H/L H/L	H	L	H	H	는	L H		는	H	L	Η	*non-Brake-state
156	는	L	H	H/L	L	ᆫ	Н	H	-	L	+		L.	ᆫ	Ė	"Hon-brake-state
157	H	Ì	H	H/L	H	Ė	Ë	Ħ	Ť	Ė	Ė	H	Ħ	ᆫ	H	1
158	L	L	Н	H/L	L	L	L	H	L	4	L	P	L	d	Η	γ
159	L	L	Н	H/L	Н	L	Ь	L	L	L	4	L	L	۲	Ш	
160	L	L	Η.	H/L	L	L	L	L	L	L	L	L	L	L	_	
161 162	L	L	H	H	I	H	H	H	L	H		Ŧ	L	H	H	
163	는	L	Ė	Н	Н	Н	L	H	늡	H	÷	Н	Ŀ	Н	11	
164	Ē	L	Ē	Н	L	Н	Ē	Н	Ē	H	Ĺ	H		H	Ť	
165	L	L	L	Н	Н	Н	L	L	L	Н	L	H	L	Н	Η	
166	L	L	L	Η	L	Η	L	L	L	Н	L	ź	L	ŧ	Н	
167	Ļ	L	Ŀ	H :	Η.	H	Η:	L	Ļ	<u>H</u>	L.	H	`L	H	Ŀ	Regular mode
168	<u> </u>	L	L	H	H	H L	H	L	H	H	L	H	L	H	H	*Rotate Direction ; Reverse
169 170	는	L	는	Н		는	Н	ᆫ	는	Н	L	Н	L	Н	Н	*Current Decay MODE ; Fast Decay
171	Ŀ	L	늡	H	H	Ė	H	H	t	H	Ė	H	Ĺ	H	Ť	*Short-Brake-state
172	L	L	L	Н	L	Ĺ	Н	Н	L	Н	L	Н	L	Н	L	
173	L	L	L	Н	Н	L	L	Н	LL	Н	L	Н	L	Н	Н	
174	Ļ	L	Ļ	Н	L.	Ļ	Ļ	- H	屵	Н	L	Η:	Ļ	Н	Η-	· ·
175 176		L	<u> </u>	II	Ξ-	L	L	L	는	T	L	II	L	ΙI	<u> </u>	
176	L	L	L		H	Н	Н	H	는	П	L	L	L	L	Н	
178		L	L	L	L	H	H	H	Ĺ	L	L	L	L	L	Н	
179	Ĺ	Ĺ	Ĺ	1	H	H		Н	Ĺ	Ĺ	ļ	Ĺ	Ĺ	Ē	_	<u> </u>
180	L	L	L	L	L	Н	L	Н	L	L	L	L	L	L	L])
181	L	L.	L.	᠘.	Η.	Η:	L.	L	L	L	᠘.	L.	L	L.	Η:	41
182		L	L	Ļ	L	H	L	L	Ļ	L	L	L	L	Ļ	Η-	
183 184	L	L	L	L	H	H	H	L	L	L	L	L	L	L	-	Regular mode
185		L	L	는	H	L	Н	L	늰	L	L	늡	L	는	Н	*Rotate Direction ; Reverse
186		L	L	L	L	L	H	L	Ė	L	Ŀ	L	Ŀ	L	H	*Current Decay MODE; Fast Decay
	L	L	L	L	H	L	Н	Н	Ĺ	L	L	L	L	L	L	*Free-Run-state
187		L	L	L	L	L	Н	Н	L	L	L	L	L	L	L	1
188			_									L	L		Η	• I
188 189	L	Ė	L.	۵.	Η.	L.	L	Н	Ļ	Ļ		-	-	L		4)
188 189 190	ᅵᅵ	L L	L	L	L	L	L	Н	L	L	L	L	L	L	Н	<u> </u>
188 189	ᆈᆈᆈ				<u> </u>		_					<u> </u>		L		-)


I/O Circuit



I/O Circuit




Hall Inputs and Motor Outputs Timing Chart



^{*} Note6 : These are the timing chart of the Hall commutation sensor outputs and the motor outputs, and the motor output voltage waveforms only show the High/Low/Middle state in each period. In details, these output voltage waveforms are different from the real waveforms of the actual motor outputs under rotation.

Application Circuit 1


• Motor current is controlled by D/A signal input level



Rev.1.0, Sep.16.2003, page 35 of 40

Application Circuit 2


• Soft brake in power loss.



Rev.1.0, Sep.16.2003, page 36 of 40

Application Circuit 3

• Motor current is controlled by PWM pulse input duty



Reference Values of the External Parts


			Value			
External Parts Name	Notes	Symbol	Min.	Тур.	Max.	Units
Cvm	Bypass Condenser for VM	Cvm	-	10	-	μF
FET1~FET6	Nch Power MOS FET	Ciss	-	1200	-	pF
Rg1~Rg6	Gate Resistances of FETs	Rg	-	10	-	Ω
Ro1~Ro3	Output Resistances for Motor Coils	Ro	-	10	-	Ω
Rgs1~Rgs3	Gate-Source Resistances of FETs	Rgs	-	100	-	kΩ
SD1~SD4	Schottky Diode	VF	-	-	0.5	V
ZD1~ZD5	Zener Diode	Vak	-	13	-	V
RS	Motor Current Sensing Resister	RS	-	0.4	-	Ω
Rnf	RS ter <mark>minal Filt</mark> ering Resister	Rnf	-	430	-	Ω
Cnf	RS terminal Filtering Condenser	Cnf	-	180	-	pF
Rh1~Rh3	Hall Input Pull-up Resister	Rh	-	10	-	kΩ
Ccp, Cgt	Bypass Condenser for Charge-pump Voltage	Ccp1	-	4.7	-	μF
Cgb	Bypass Condenser for Charge-pump Voltage (Power Loss Hold up of 500mS.)	Ccp2		33	-	μF
Cp1~3	Charge-pump Condenser	Ср		470	-	nF
Rosc	External Resistance for Oscillator	Rosc	10	15	-	kΩ
PNP	External PNP Tr. for 5V Regulator	hfe	100	3	-	-
RSR	5V Regulator Current Sensing Resistance	RSR	50	10	-	Ω
Creg1	Phase Compensation Condenser for 5V Reg. 1	Creg1	-0)	1	2	nF
Creg2	Phase Compensation Condenser for 5V Reg. 2	Creg2	-	(1)		nF
Cvcc1	Bypass Condenser for VCC1	Cvcc1	-	10	-	μF
Cvcc2	Bypass Condenser for VCC2	Cvcc2	-	10	-	μF
Cregc	Bypass Condenser for REGC	Cregc		10	-	μF
Rfg, Rflt	FG, FLT Output Pull- Up Resistances	Rd	-	100	-	kΩ
Rct1	Current Control input Gain Resistances 1	Rct1	-	2	-	kΩ
Rct2	Current Control input Gain Resistances 2	Rct2	-	0.5	-	kΩ
Rcl	Current Control Off Time Resistance	Rcl	2.5	-	-	kΩ
Rcin	Current Control input Impedance Compensation	Rci	-	0.03	-	kΩ

			Value			
External Parts Name	Notes	Symbol	Min.	Тур.	Max.	Units
Ccl	Current Control Off Time Condenser	Ccl	-	440	-	pF
Rpwm	PWM Input Pull-resistance	Rpwm	-	100	-	kΩ

^{*}Note 10: This parameters are calculated values.



Package Outline



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

Reep sately lins; in your circuit designs, and it is a sately line. The sately lines in your circuit designs, and it is a lawys the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal nijury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resident product distributor for the latest product home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information on products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information on products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

_			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
- 1			
L			