

# LTC1665/LTC1660

## Micropower Octal 8-Bit and 10-Bit DACs

## FEATURES

- Tiny: 8 DACs in the Board Space of an SO-8
- Micropower: 56µA per DAC Plus
  1µA Sleep Mode for Extended Battery Life
- Pin Compatible 8-Bit LTC1665 and 10-Bit LTC1660
- Wide 2.7V to 5.5V Supply Range
- Rail-to-Rail Voltage Outputs Drive 1000pF
- Reference Range Includes Supply for Ratiometric OV-to-V<sub>CC</sub> Output
- Reference Input Impedance is Constant— Eliminates External Buffer

## **APPLICATIONS**

- Mobile Communications
- Remote Industrial Devices
- Automatic Calibration for Manufacturing
- Portable Battery-Powered Instruments
- Trim/Adjust Applications

**BLOCK DIAGRAM** 

## DESCRIPTION

The 8-bit LTC<sup>®</sup>1665 and 10-bit LTC1660 integrate eight accurate, serially addressable digital-to-analog converters (DACs) in tiny 16-pin narrow SSOP packages. Each buffered DAC draws just 56 $\mu$ A total supply current, yet is capable of supplying DC output currents in excess of 5mA and reliably driving capacitive loads to 1000pF. Sleep mode further reduces total supply current to 1 $\mu$ A.


Linear Technology's proprietary, inherently monotonic voltage interpolation architecture provides excellent linearity while allowing for an exceptionally small external form factor.

Ultralow supply current, power-saving Sleep mode and extremely compact size make the LTC1665 and LTC1660 ideal for battery-powered applications, while their ease of use, high performance and wide supply range make them excellent choices as general purpose converters.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.

#### GND 1 16 V<sub>CC</sub> DAC A DAC H ▶15 V<sub>OUT H</sub> V<sub>OUT A</sub> 2 DAC B DAC G 14 VOUT G V<sub>OUT B</sub> 3 DAC C DAC F V<sub>OUT C</sub> 4 ► 13 VOUT F DAC D DAC E V<sub>OUT D</sub> 5 ► 12 V<sub>OUT E</sub> REF 6 11 CLR CONTROL ADDRESS DECODER LOGIC CS/LD 7 10 D<sub>OUT</sub> 4 SCK 8 SHIFT REGISTER 9 D<sub>IN</sub>

#### LTC1665 Differential Nonlinearity (DNL)




LTC1660 Differential Nonlinearity (DNL)



## ABSOLUTE MAXIMUM RATINGS

(Note 1)
$V_{CC}$ to GND $-0.2V$ to $7.5V$
Logic Inputs to GND0.2V to 7.5V
V <sub>OUT A</sub> , V <sub>OUT B</sub> V <sub>OUT H</sub> ,
REF to GND $-0.2V$ to (V <sub>CC</sub> + 0.2V)
Maximum Junction Temperature 125°C
Operating Temperature Range
LTC1665C/LTC1660C 0°C to 70°C
LTC1665I/LTC1660I –40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

## PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

# **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V to 5.5V, V<sub>REF</sub>  $\leq$  V<sub>CC</sub>, V<sub>OUT</sub> unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LTC1665 TYP	MAX	MIN	LTC1660 TYP	) MAX	UNITS
Accuracy										
	Resolution			8			10			Bits
	Monotonicity	$V_{\text{REF}} \le V_{\text{CC}} - 0.1V \text{ (Note 2)}$		8			10			Bits
DNL	Differential Nonlinearity	$V_{\text{REF}} \le V_{\text{CC}} - 0.1V \text{ (Note 2)}$			±0.1	±0.5		±0.2	±0.75	LSB
INL	Integral Nonlinearity	$V_{\text{REF}} \le V_{\text{CC}} - 0.1V \text{ (Note 2)}$			±0.2	±1.0		±0.6	±2.5	LSB
V <sub>OS</sub>	Offset Error	(Note 7)			±10	±30		±10	±30	mV
	V <sub>OS</sub> Temperature Coefficient				±15			±15		μV/°C
FSE	Full-Scale Error	V <sub>CC</sub> = 5V, V <sub>REF</sub> = 4.096V	•		±1	±4		±3	±15	LSB
	Full-Scale Error Temperature Coefficient				±30			±30		μV/°C
PSR	Power Supply Rejection	V <sub>REF</sub> = 2.5V			0.045			0.18		LSB/V

# The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V to 5.5V, V<sub>REF</sub> $\leq$ V<sub>CC</sub>, V<sub>OUT</sub> unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITONS		MIN	ТҮР	MAX	UNITS
Reference	e Input	,					
	Input Voltage Range		•	0		V <sub>CC</sub>	V
	Resistance	Not in Sleep Mode	•	35	65		kΩ
	Capacitance	(Note 6)			15		pF
I <sub>REF</sub>	Reference Current	Sleep Mode			0.001	1	μA
Power Su	pply						
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance		2.7		5.5	V
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5V (Note 3) V <sub>CC</sub> = 3V (Note 3) Sleep Mode (Note 3)	•		450 340 1	730 550 3	μΑ μΑ μΑ



2

## **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V to 5.5V, V<sub>REF</sub>  $\leq$  V<sub>CC</sub>, V<sub>OUT</sub> unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
DC Perfor	mance						
	Short-Circuit Current Low	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = 5.5V, V <sub>REF</sub> = 5.1V, Code = Full Scale		10	30	100	mA
	Short-Circuit Current High	$V_{OUT} = V_{CC} = 5.5V, V_{REF} = 5.1V, Code = 0$	$V_{OUT} = V_{CC} = 5.5V, V_{REF} = 5.1V, Code = 0$				mA
AC Perfor	mance						
	Voltage Output Slew Rate	Rising (Notes 4, 5) Falling (Notes 4, 5)			0.60 0.25		V/µs V/µs
	Voltage Output Settling Time	To ±0.5LSB (Notes 4, 5)			30		μs
	Capacitive Load Driving				1000		pF
Digital I/O							
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 2.7V to 5.5V V <sub>CC</sub> = 2.7V to 3.6V	•	2.4 2.0			V V
V <sub>IL</sub>	Digital Input Low Voltage	V <sub>CC</sub> = 4.5V to 5.5V V <sub>CC</sub> = 2.7V to 5.5V	•			0.8 0.6	V V
V <sub>OH</sub>	Digital Output High Voltage	$I_{OUT} = -1mA$ , $D_{OUT}$ Only	•	V <sub>CC</sub> – 1			V
V <sub>OL</sub>	Digital Output Low Voltage	I <sub>OUT</sub> = 1mA, D <sub>OUT</sub> Only				0.4	V
I <sub>LK</sub>	Digital Input Leakage	$V_{IN} = GND$ to $V_{CC}$				±10	μA
C <sub>IN</sub>	Digital Input Capacitance	(Note 6)	•			10	pF

# **TIMING CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (See Figure 1)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
$V_{CC} = 4.5$	V to 5.5V						
t <sub>1</sub>	D <sub>IN</sub> Valid to SCK Setup			40	15		ns
t <sub>2</sub>	D <sub>IN</sub> Valid to SCK Hold			0	-11		ns
t <sub>3</sub>	SCK High Time	(Note 6)	•	30	5		ns
t <sub>4</sub>	SCK Low Time	(Note 6)	•	30	7		ns
t <sub>5</sub>	CS/LD Pulse Width	(Note 6)	•	80	30		ns
t <sub>6</sub>	LSB SCK High to $\overline{CS}$ /LD High	(Note 6)	•	30	4		ns
t <sub>7</sub>	CS/LD Low to SCK High	(Note 6)	•	80	26		ns
t <sub>8</sub>	D <sub>OUT</sub> Propagation Delay	C <sub>LOAD</sub> = 15pF (Note 6)	•	5	26	80	ns
tg	SCK Low to CS/LD Low	(Note 6)	•	20	0		ns
t <sub>10</sub>	CLR Pulse Width	(Note 6)	•	100	37		ns
t <sub>11</sub>	CS/LD High to SCK Positive Edge	(Note 6)	•	30	0		ns
	SCK Frequency	Continuous Square Wave (Note 6) Continuous 23% Duty Cycle Pulse (Note 6) Gated Square Wave (Note 6)	•			5.00 7.69 16.7	MHz MHz MHz
V <sub>CC</sub> = 2.7	/ to 5.5V						
t <sub>1</sub>	D <sub>IN</sub> Valid to SCK Setup	(Note 6)	•	60	20		ns
t <sub>2</sub>	D <sub>IN</sub> Valid to SCK Hold	(Note 6)	•	0	-14		ns
t <sub>3</sub>	SCK High Time	(Note 6)	•	50	8		ns
t <sub>4</sub>	SCK Low Time	(Note 6)	•	50	12		ns
t <sub>5</sub>	CS/LD Pulse Width	(Note 6)	•	100	30		ns



### TIMING CHARACTERISTICS The • denotes specifications which apply over the full operating temperature

range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (See Figure 1)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
t <sub>6</sub>	LSB SCK High to $\overline{CS}$ /LD High	(Note 6)	•	50	5		ns
t <sub>7</sub>	CS/LD Low to SCK High	(Note 6)	•	100	27		ns
t <sub>8</sub>	D <sub>OUT</sub> Propagation Delay	C <sub>LOAD</sub> = 15pF (Note 6)	•	5	47	150	ns
t <sub>9</sub>	SCK Low to CS/LD Low	(Note 6)	•	30	0		ns
t <sub>10</sub>	CLR Pulse Width	(Note 6)	•	120	41		ns
t <sub>11</sub>	CS/LD High to SCK Positive Edge	(Note 6)	•	30	0		ns
	SCK Frequency	Continuous Square Wave (Note 6) Continuous 28% Duty Cycle Pulse Gated Square Wave	•			3.85 5.55 10	MHz MHz MHz

**Note 1:** Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Nonlinearity and monotonicity are defined from code 4 to code 255 for the LTC1665 and from code 20 to code 1023 for the LTC1660. See Applications Information.

Note 3: Digital inputs at OV or V<sub>CC</sub>.


Note 4: Load is  $10k\Omega$  in parallel with 100pF.

Note 5:  $V_{CC} = V_{REF} = 5V$ . DAC switched between 0.1V<sub>FS</sub> and 0.9V<sub>FS</sub>, i.e., codes 26 and 230 for the LTC1665 or codes 102 and 922 for the LTC1660.


**Note 6:** Guaranteed by design and not production tested.

**Note 7:** Measured at code 4 for the LTC1665 and code 20 for the LTC1660.


## TYPICAL PERFORMANCE CHARACTERISTICS (LTC1665/LTC1660)




#### Midscale Output Voltage vs Load Current




## TYPICAL PERFORMANCE CHARACTERISTICS (LTC1665/LTC1660)



## **TYPICAL PERFORMANCE CHARACTERISTICS (LTC1665)**




#### **Differential Nonlinearity (DNL)**







5


## TYPICAL PERFORMANCE CHARACTERISTICS (LTC1665)




# TYPICAL PERFORMANCE CHARACTERISTICS (LTC1660)








**Differential Nonlinearity (DNL)** 



Load Regulation vs Output Current





### PIN FUNCTIONS (LTC1665/LTC1660)

GND (Pin 1): System Ground.

**V<sub>OUT A</sub> to V<sub>OUT H</sub> (Pins 2-5 and 12-15):** DAC Analog Voltage Outputs. The output range is

0 to 
$$\left(\frac{255}{256}\right)$$
 V<sub>REF</sub> for the LTC1665  
0 to  $\left(\frac{1023}{1024}\right)$  V<sub>REF</sub> for the LTC1660

**REF (Pin 6):** Reference Voltage Input.  $OV \le V_{REF} \le V_{CC}$ .


**CS/LD** (Pin 7): Serial Interface Chip Select/Load Input. When  $\overline{CS}$ /LD is low, SCK is enabled for shifting data on  $D_{IN}$  into the register. When  $\overline{CS}$ /LD is pulled high, SCK is disabled and data is loaded from the shift register into the specified DAC register(s), updating the analog output(s). CMOS and TTL compatible. **SCK (Pin 8):** Serial Interface Clock Input. CMOS and TTL compatible.

 $D_{IN}$  (Pin 9): Serial Interface Data Input. Data on the  $D_{IN}$  pin is shifted into the 16-bit register on the rising edge of SCK. CMOS and TTL compatible.

 $D_{OUT}$  (Pin 10): Serial Interface Data Output. Data appears on  $D_{OUT}$  16 positive SCK edges after being applied to  $D_{IN}$ . May be tied to  $D_{IN}$  of another LTC1665/LTC1660 for daisy-chain operaton. CMOS and TTL compatible.


**CLR (Pin 11):** Asynchronous Clear Input. All internal shift and DAC registers are cleared to zero at the falling edge of the CLR signal, forcing the analog outputs to zero scale. CMOS and TTL compatible.

**V<sub>CC</sub> (Pin 16):** Supply Voltage Input.  $2.7V \le V_{CC} \le 5.5V$ .



## **BLOCK DIAGRAM**

# TIMING DIAGRAM



# OPERATION

#### **Transfer Function**

The transfer function is

$$V_{OUT(IDEAL)} = \left(\frac{k}{256}\right) V_{REF} \text{ for the LTC1665}$$
$$V_{OUT(IDEAL)} = \left(\frac{k}{1024}\right) V_{REF} \text{ for the LTC1660}$$

where k is the decimal equivalent of the binary DAC input code and  $V_{\text{REF}}$  is the voltage at REF (Pin 6).

### Power-On Reset

The LTC1665 clears the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

### **Power Supply Sequencing**

The voltage at REF (Pin 6) should be kept within the range  $-0.2V \le V_{REF} \le V_{CC} + 0.2V$  (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at  $V_{CC}$  (Pin 16) is in transition.

### Serial Interface

Referring to Figure 2a (2b): With  $\overline{\text{CS}}/\text{LD}$  held low, data on the D<sub>IN</sub> input is shifted into the 16-bit shift register on the positive edge of SCK. The 4-bit DAC address, A3-A0, is loaded first (see Table 2), then the 8-bit (10-bit) input code, D7-D0 (D9-D0), ordered MSB-to-LSB in each case. Four (two) don't-care bits, X3-X0 (X1-X0), are loaded last. When the full 16-bit input word has been shifted in,  $\overline{\text{CS}}/\text{LD}$ is pulled high, loading the DAC register with the word and causing the addressed DAC output(s) to update. The clock is disabled internally when  $\overline{\text{CS}}/\text{LD}$  is high. Note: SCK must be low before  $\overline{\text{CS}}/\text{LD}$  is pulled low.

The buffered serial output of the shift register is available on the  $D_{OUT}$  pin, which swings from GND to  $V_{CC}$ . Data appears on  $D_{OUT}$  16 positive SCK edges after being applied to  $D_{IN}$ .

Multiple LTC1665/LTC1660's can be controlled from a single 3-wire serial port (i.e., SCK,  $D_{IN}$  and  $\overline{CS}/LD$ ) by using the included "daisy-chain" facility. A series of *m* chips is configured by connecting each  $D_{OUT}$  (except the last) to  $D_{IN}$  of the next chip, forming a single 16*m*-bit shift register. The SCK and  $\overline{CS}/LD$  signals are common to all

## LTC1665/LTC1660





Figure 2b. LTC1660 Register Loading Sequence

#### Table 1a. LTC1665 Input Word



chips in the chain. In use,  $\overline{CS}/LD$  is held low while *m* 16-bit words are clocked to  $D_{IN}$  of the first chip;  $\overline{CS}/LD$  is then pulled high, updating all of them simultaneously.

#### **Sleep Mode**

DAC address  $1110_b$  is reserved for the special Sleep instruction (see Table 2). In this mode, the digital interface stays active while the analog circuits are disabled; static power consumption is thus virtually eliminated. The reference input and analog outputs are set in a high impedance



# OPERATION

A	DDRESS	/CONTR	)L		
A3	A2	A1	AO	DAC STATUS	SLEEP STATUS
0	0	0	0	No Change	Wake
0	0	0	1	Load DAC A	Wake
0	0	1	0	Load DAC B	Wake
0	0	1	1	Load DAC C	Wake
0	1	0	0	Load DAC D	Wake
0	1	0	1	Load DAC E	Wake
0	1	1	0	Load DAC F	Wake
0	1	1	1	Load DAC G	Wake
1	0	0	0	Load DAC H	Wake
1	0	0	1	No Change	Wake
1	0	1	0	No Change	Wake
1	0	1	1	No Change	Wake
1	1	0	0	No Change	Wake
1	1	0	1	No Change	Wake
1	1	1	0	No Change	Sleep
1	1	1	1	Load <b>ALL</b> DACs with Same 8/10-Bit Code	Wake

state and all DAC settings are retained in memory so that when Sleep mode is exited, the outputs of DACs not updated by the Wake command are restored to their last active state.

Sleep mode is initiated by performing a load sequence to address  $1110_b$  (the DAC input word D7-D0 [D9-D0] is ignored). Once in Sleep mode, a load sequence to any other address (including "No Change" addresses  $0000_b$  and  $1001-1101_b$ ) causes the LTC1665/LTC1660 to Wake. It is possible to keep one or more chips of a daisy chain in continuous Sleep mode by giving the Sleep instruction to these chips each time the active chips in the chain are updated.

#### Voltage Outputs

Each of the eight rail-to-rail output amplifiers contained in these parts can source or sink up to 5mA. The outputs swing to within a few millivolts of either supply rail when unloaded and have an equivalent output resistance of  $85\Omega$  when driving a load to the rails. The output amplifiers are stable driving capacitive loads up to 1000pF.

A small resistor placed in series with the output can be used to achieve stability for any load capacitance. A 1 $\mu$ F load can be successfully driven by inserting a 20 $\Omega$  resistor; a 2.2 $\mu$ F load needs only a 10 $\Omega$  resistor. In either case, larger values of resistance, capacitance or both may be safely substituted for the values given.

#### **Rail-to-Rail Output Considerations**

In any rail-to-rail output voltage DAC, the output is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 3b.

Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 3c. No full-scale limiting can occur if  $V_{REF}$  is less than  $V_{CC} - FSE$ .

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.



### OPERATION





Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When  $V_{REF} = V_{CC}$ 



# TYPICAL APPLICATIONS




A Low Power Quad Trim Circuit with Coarse/Fine Adjustment

 $\begin{array}{l} R2 >> R1 \\ V_{OUT \ 1} = V_{OUT \ A} + \left( \frac{R1}{R2} \right) V_{OUT \ B} \\ \text{Similarly } V_{OUT \ 2}, V_{OUT \ 3}, V_{OUT \ 4} \end{array}$ 

Example: For R1 = 110  $\Omega$  and R2 = 11k, V\_{OUT 1} = V\_{OUT A} + 0.01 V\_{OUT B}




## **TYPICAL APPLICATIONS**



An 8-Channel Bipolar Output Voltage Circuit Configuration

### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.





\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

GN16 (SSOP) 1098



### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.

(LTC DWG # 05-08-1510) 0.770\* (19.558)MAX 12 9 16 14 13 11 10 15  $0.255 \pm 0.015^{\star}$  $(6.477 \pm 0.381)$ 1 8 2 3 4 5 6 7 0.300 - 0.325 $0.130\pm0.005$ 0.045 - 0.065  $(\overline{7.620 - 8.255})$  $(\overline{3.302 \pm 0.127})$ (1.143 - 1.651)0.020 Å (0.508) MIN ٧ 0.065 0.009 - 0.015 (1.651)  $(\overline{0.229 - 0.381})$ TYP 0.325 +0.035 -0.015 0.125 <u>0.100</u> (2.54)  $0.018\pm0.003$ (8.255<sup>+0.889</sup> -0.381 (3.175)  $(0.457 \pm 0.076)$ MIN BSC

N Package 16-Lead PDIP (Narrow 0.300)


\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N16 1098



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION



#### A Pin Driver $V_H$ and $V_L$ Adjustment Circuit for ATE Applications

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1661	Dual 10-Bit V <sub>OUT</sub> DAC in 8-Lead MSOP Package	V <sub>CC</sub> = 2.7V to 5.5V Micropower Rail-to-Rail Output
LTC1663	Single 10-Bit V <sub>OUT</sub> DAC in SOT-23 Package	V <sub>CC</sub> = 2.7V to 5.5V, Internal Reference, 60µA
LTC1446/LTC1446L	Dual 12-Bit $V_{OUT}$ DACs in SO-8 Package with Internal Reference	LTC1446: $V_{CC}$ = 4.5V to 5.5V, $V_{OUT}$ = 0V to 4.095V LTC1446L: $V_{CC}$ = 2.7V to 5.5V, $V_{OUT}$ = 0V to 2.5V
LTC1448	Dual 12-Bit V <sub>OUT</sub> DAC in SO-8 Package	$V_{CC}$ = 2.7V to 5.5V, External Reference Can Be Tied to $V_{CC}$
LTC1454/LTC1454L	Dual 12-Bit $V_{\mbox{OUT}}$ DACs in SO-16 Package with Added Functionality	LTC1454: $V_{CC}$ = 4.5V to 5.5V, $V_{OUT}$ = 0V to 4.095V LTC1454L: $V_{CC}$ = 2.7V to 5.5V, $V_{OUT}$ = 0V to 2.5V
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: $V_{CC}$ = 4.5V to 5.5V, $V_{OUT}$ = 0V to 4.095V LTC1458L: $V_{CC}$ = 2.7V to 5.5V, $V_{OUT}$ = 0V to 2.5V
LTC1590	Dual 12-Bit I <sub>OUT</sub> DAC in SO-16 Package	V <sub>CC</sub> = 4.5V to 5.5V, 4-Quadrant Multiplication
LTC1659	Single Rail-to-Rail 12-Bit $V_{\text{OUT}}$ DAC in 8-Lead MSOP Package $V_{\text{CC}}$ : 2.7V to 5.5V	Low Power Multiplying $V_{\rm OUT}$ DAC. Output Swings from GND to REF. REF Input Can Be Tied to $V_{CC}$
LT1460	Micropower Precision Series Reference, 2.5V, 5V, 10V Versions	0.075% Max, 10ppm/°C Max, Only 130µA Supply Current