

# ETC5054 ETC5057

## SERIAL INTERFACE CODEC/FILTER


#### COMPLETE CODEC AND FILTERING SYS-TEM (DEVICE) INCLUDING:

- Transmit high-pass and low-pass filtering.
- Receive low-pass filter with sin x/x correction.
- Active RC noise filters
- $-\mu$ -law or A-law compatible COder and DECoder.
- Internal precision voltage reference.
- Serial I/O interface.
- Internal auto-zero circuitry.
- A-LAW 16 PINS (ETC5057FN, 20 PINS)
- μ-LAW WITHOUT SIGNALING, 16 PINS (ETC5054FN, 20 PINS)
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- ±5V OPERATION
- LOW OPERATING POWER TYPICALLY 60 mW
- POWER-DOWN STANDBY MODE TYPI-CALLY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL IN-TERFACES
- MAXIMIZES LINE INTERFACE CARD CIR-CUIT DENSITY
- 0 to 70°C OPERATION

#### DESCRIPTION

The ETC5057/ETC5054 family consists of A-law and µ-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in the block diagram below, and a serial PCM interface. The devices are fabricated using doublepoly CMOS process. The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded A-law or  $\mu$ -law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded A-law or µ-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require 1.536 MHz, 1.544


March 2000




MHz, or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks which may vary from 64 kHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

#### ETC5054 - ETC5057





**BLOCK DIAGRAM** 



#### **PIN DESCRIPTION**

Name	Pin Type *	<b>N</b> ° DIP and SO	<b>№</b> PLCC (**)	Function	Description
V <sub>BB</sub>	S	1	1	Negative Power Supply	$V_{BB} = -5 V \pm 5 $ %.
GNDA	GND	2	2	Analog Ground	All signals are referenced to this pin.
VF <sub>R</sub> O	0	3	3	Receive Filter Output	Analog Output of the Receive Filter
Vcc	S	4	5	Positive Power Supply	$V_{CC} = +5 V \pm 5 \%.$
FS <sub>R</sub>	I	5	6	Receive Frame Sync Pulse	Enables BCLK <sub>R</sub> to shift PCM data into $D_R$ . FS <sub>R</sub> is an 8kHz pulse train. See figures 1, 2 and 3 for timing details.
D <sub>R</sub>	I	6	7	Receive Data Input	PCM data is shifted into $D_R$ following the $FS_R$ leading edge.
BCLK <sub>R</sub> /CLKSEL	Ι	7	8	Shift-in Clock	Shifts data into $D_R$ after the FS <sub>R</sub> leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK <sub>R</sub> /PDN	I	8	9	Receive Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>X</sub> , but should be synchronous with MCLK <sub>X</sub> for best performance. When MCLK <sub>R</sub> is connected continuously low, MCLK <sub>X</sub> is selected for all internal timing. When MCLK <sub>R</sub> is connected continuously high, the device is powered down.
MCLKX	I	9	12	Transmit Master Clock	Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK $_{\rm R}.$
BCLK <sub>X</sub>	I	10	14	Shift-out Clock	Shifts out the PCM data on DX. May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>X</sub> .
D <sub>X</sub>	0	11	15	Transmit Data Output	The TRI-STATE $\ensuremath{\mathbb{B}}$ PCM data output which is enabled by FS_X.
FSx	I	12	16	Transmit Frame Sync Pulse	Enables BCLK <sub>X</sub> to shift out the PCM data on $D_X$ . FS <sub>X</sub> is an 8 kHz pulse train. See figures 1, 2 and 3 for timing details.
TS <sub>X</sub>	0	13	17	Transmit Time Slot	Open drain output which pulses low during the encoder time slot. Recommended to be grounded if not used.
GS <sub>X</sub>	0	14	18	Gain Set	Analog output of the transmit input amplifier. Used to set gain externally.
VF <sub>X</sub> I⁻	I	15	19	Inverting Amplifier Input	Inverting Input of the Transmit Input Amplifier.
VF <sub>X</sub> I <sup>+</sup>	I	16	20	Non-inverting Amplifier Input	Non-inverting Input of the Transmit Input Amplifier.

(\*) I: Input, O: Output, S: Power Supply (\*\*) Pins 4,10,11 and 13 are not connected TRI-STATE ®is a trademark of National Semiconductor Corp.



## FUNCTIONAL DESCRIPTION

#### POWER-UP

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the Dx and VF<sub>R</sub>O outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin and FS<sub>X</sub> and/or FS<sub>R</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK<sub>R</sub>/PDN pin high ; the alternative is to hold both  $FS_X$  and  $FS_R$  inputs continuously low. The device will power-down approximately 2 ms after the last FS<sub>X</sub> or FS<sub>R</sub> pulse. Power-up will occur on the first FSx or FSR pulse. The TRI-STATE PCM data output, D<sub>X</sub>, will remain in the high impedance state until the second  $FS_X$  pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK<sub>X</sub> and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLKR/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLKx and the BCLK<sub>R</sub>/CKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. With a fixed level on the BCLKR/CLKSEL pin, BCLKx will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLKR/CLKSEL. In this synchronous mode, the bit clock,  $BCLK_X$ , may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Each FS<sub>X</sub> pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled  $D_X$  output on the positive edge of BCLK<sub>X</sub>. After 8 bit clock periods, the

Table 1: Selection of Master	r Clock Frequencies.
------------------------------	----------------------

BCLK <sub>R</sub> /CLKSEL	Master Cloc Sele	k Frequency cted
	ETC5057	ETC5054
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

4/18

TRI-STATE  $D_X$  output is returned to a high impedance state. With and  $FS_R$  pulse, PCM data is latched via the  $D_R$  input on the negative edge of BCLK<sub>X</sub> (or BCLK<sub>R</sub> if running). FS<sub>X</sub> and FS<sub>R</sub> must be synchronous with MCLK<sub>X/R</sub>.

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied, MCLK<sub>X</sub> and MCLK<sub>R</sub> must be 2.048 MHz for the ETC5057, or 1.536 MHz, 1.544 MHz for the ETC5054, and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLKx, which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLK<sub>X</sub> to all internal MCLK<sub>R</sub> functions (see pin description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLKX and BCLK<sub>X</sub>. FS<sub>R</sub> starts each decoding cycle and must be synchronous with BCLKR. BCLKR must be a clock, the logic levels shown in table 1 are not valid in asynchronous mode. BCLKx and BCLKR may operate from 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and  $FS_R$ , must be one bit clock period long, with timing relationships specified in figure 2. With FS<sub>X</sub> high during a falling edge of BCLKx the next rising edge of BCLKx enables the Dx TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With FSR high during a falling edge of  $BCLK_R$  (BCLK<sub>X</sub> in synchronous mode), the next falling edge of  $BCLK_R$  latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

#### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses,  $FS_X$  and  $FS_R$ , must be three or more bit clock periods long, with timing relationships specified in figure 3. Based on the transmit frame sync,  $FS_X$ , the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns (see fig. 1). The D<sub>X</sub> TRI-STATE output buffer is enabled with the rising edge of FS<sub>X</sub> or the rising edge of BCLK<sub>X</sub>, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK<sub>X</sub> rising



edges clock out the remaining seven bits. The  $D_X$  output is disabled by the falling BCLK<sub>X</sub> edge following the eighth rising edge, or by FS<sub>X</sub> going low, which-ever comes later. A rising edge on the receive frame sync pulse, FS<sub>R</sub>, will cause the PCM data at  $D_R$  to be latched in on the next eight falling edges of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 6. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unitygain filter consisting of RD active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5057) or µlaw (ETC5054) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t<sub>MAX</sub>) of nominally 2.5V peak (see table of transmission characteristics). The FS<sub>X</sub> frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through  $D_X$  at the next FS<sub>X</sub> pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125 $\mu$ s (due to encoding delay), which totals 290 $\mu$ s. Any offset vol-tage due to the filters or comparator is cancelled by sign bit integration.

#### **RECEIVE SECTION**

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5057) or  $\mu$ -law (ETC5054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2nd order RC active post-filter and power amplifier capable of driving a  $600\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurence of  $FS_R$ , the data at the  $\breve{D}_R$  input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoding cycle begins, and 10µs later the decoder DAC output is updated. The total decoder delay is  $\sim 10\mu s$  (decoder update) plus 110 $\mu s$  (filter delay) plus 62.5µs (1/2 frame), which gives approximately 180µs. A mute circuitry is a active during 10ms when power up.

Symbol	Parameter	Value	Unit
Vcc	V <sub>CC</sub> to GNDA	7	V
V <sub>BB</sub>	V <sub>BB</sub> to GNDA	-7	V
VIN, VOUT	Voltage at any Analog Input or Output	$V_{CC}$ + 0.3 to $V_{BB}$ – 0.3	V
	Voltage at Any Digital Input or Output	V <sub>CC</sub> + 0.3 to GNDA - 0.3	V
T <sub>oper</sub>	Operating Temperature Range	– 25 to + 125	°C
T <sub>stg</sub>	Storage Temperature Range	– 65 to + 150	°C
	Lead Temperature (soldering, 10 seconds)	300	°C

# **ELECTRICAL OPERATING CHARACTERISTICS** $V_{CC} = 5.0 \text{ V} \pm 5 \text{ \%}$ , $V_{BB} = -5.0 \text{ V} \pm 5\%$ GNDA = 0 V, $T_A = 0 \text{ °C}$ to 70 °C; Typical Characteristics Specified at $V_{CC} = 5.0 \text{ V}$ , $V_{BB} = -5.0 \text{ V}$ , $T_A = 25 \text{ °C}$ ; all signals are referenced to GNDA.

Symbol	Parameter		Min.	Тур.	Max.	Unit
VIL	Input Low Voltage				0.6	V
VIH	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage $I_L = 3.2mA$ $I_L = 3.2mA$ , Open Drain	<u>D x</u> TS <sub>X</sub>			0.4 0.4	V V
V <sub>OH</sub>	Output High Voltage $I_{\rm H} = 3.2 \text{mA}$	Dx	2.4			V
IIL	Input Low Current (GNDA $\leq V_{IN} \leq V_{IL}$ , all digital inputs)		-10		10	μΑ
I <sub>IH</sub>	Input High Current ( $V_{IH} \le V_{IN} \le V_{CC}$ ) except BCLK <sub>R</sub> /BCLKSEL		-10		10	μΑ
I <sub>OZ</sub>	Output Current in HIGH Impedance State (TRI-STATE) (GNDA $\leq V_O \leq V_{CC}$ )	Dx	-10		10	μA

r	
 _,	

#### ABSOLUTE MAXIMUM RATINGS

#### ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Ι <sub>Ι</sub> ΧΑ	Input Leakage Current $(-2.5V \le V \le +2.5V)$	$VF_XI^+$ or $VF_XI^-$	- 200		200	nA
R <sub>I</sub> XA	Input Resistance (-2.5V $\leq$ V $\leq$ +2.5V)	$VF_XI^+$ or $VF_XI^-$	10			MΩ
R <sub>O</sub> XA	Output Resistance (closed loop, unity gain)			1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>L</sub> XA	Load Capacitance	GSX			50	pF
V <sub>O</sub> XA	Output Dynamic Range ( $R_L \ge 10K\Omega$ )	GS <sub>X</sub>	<u>+</u> 2.8			V
AV <sub>X</sub> A	Voltage Gain (VF <sub>X</sub> I <sup>+</sup> to GS <sub>X</sub> )		5000			V/V
F <sub>U</sub> XA	Unity Gain Bandwidth		1	2		MHz
V <sub>OS</sub> XA	Offset Voltage		- 20		20	mV
V <sub>CM</sub> XA	Common-mode Voltage		- 2.5		2.5	V
CMRRXA	Common-mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB

#### ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
R <sub>0</sub> RF	Output Resistance VF <sub>R</sub>	C	1	3	Ω
R∟RF	Load Resistance (VF <sub>R</sub> O = $\pm 2.5$ V)	600			Ω
C∟RF	Load Capacitance			500	pF
VOS <sub>R</sub> O	Output DC Offset Voltage	- 200		200	mV

#### **POWER DISSIPATION** (all devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub> 0	Power-down Current		0.5	1.5	mA
I <sub>BB</sub> 0	Power-down Current		0.05	0.3	mA
I <sub>CC</sub> 1	Active Current		6.0	9.0	mA
I <sub>BB</sub> 1	Active Current		6.0	9.0	mA

57


6/18

#### TIMING SPECIFICATIONS


Symbol	Parameter	Min.	Тур.	Max.	Unit
1/t <sub>PM</sub>	Frequency of master clocks Depends on the device used and the ${\rm BCLK}_{\rm R}/{\rm CLKSEL}$ Pin ${\rm MCLK}_{\rm X}$ and ${\rm MCLK}_{\rm R}$		1.536 1.544 2.048		MHz MHz MHz
t <sub>WMH</sub>	Width of Master Clock High         MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
twmL	Width of Master Clock Low         MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>RM</sub>	$\label{eq:rescaled} Rise \mbox{Time of Master Clock} \qquad \mbox{MCLK}_X \mbox{ and MCLK}_R$			50	ns
t <sub>FM</sub>	Fall Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>PB</sub>	Period of Bit Clock	485	488	15.725	ns
t <sub>WBH</sub>	Width of Bit Clock High ( $V_{IH} = 2.2V$ )	160			ns
t <sub>WBL</sub>	Width of Bit Clock Low ( $V_{IL} = 0.6V$ )	160			ns
t <sub>RB</sub>	Rise Time of Bit Clock (t <sub>PB</sub> = 488ns)			50	ns
t <sub>FB</sub>	Fall Time of Bit Clock (t <sub>PB</sub> = 488ns)			50	ns
t <sub>SBFM</sub>	Set-up time from $BCLK_X$ high to $MCLK_X$ falling edge. (first bit clock after the leading edge of $FS_X$ )	100			ns
t <sub>HBF</sub>	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0			ns
tsfb	Set-up Time from Frame Sync to Bit Clock (long frame only)	80			ns
t <sub>HBFI</sub>	$\begin{array}{ll} \mbox{Hold Time from 3rd Period of Bit Clock} & \mbox{FS}_X \mbox{ or FS}_R \\ \mbox{Low to Frame Sync (long frame only)} \end{array}$	100			ns
t <sub>DZF</sub>	Delay time to valid data from $FS_X$ or $BCLK_X$ , whichever comes later and delay time from $FS_X$ to data output disabled. ( $C_L = 0pF$ to 150pF)	20		165	ns
t <sub>DBD</sub>	Delay time from $BCLK_X$ high to data valid. (load = 150pF plus 2 LSTTL loads)	0		180	ns
t <sub>DZC</sub>	Delay time from BCLK <sub>X</sub> low to data output disabled.	50		165	ns
tsdb	Set-up time from D <sub>R</sub> valid to BCLK <sub>R/X</sub> low.	50			ns
t <sub>HBD</sub>	Hold time from BCLK <sub>R/X</sub> low to D <sub>R</sub> invalid.	50			ns
t <sub>HOLD</sub>	Holding Time from Bit Clock High to Frame Sync (short frame only)	0			ns
t <sub>SF</sub>	Set-up Time from FS <sub>X/R</sub> to BCLK <sub>X/R</sub> Low (short frame sync pulse) - Note 1	80			ns
t <sub>HF</sub>	Hold Time from BCLK <sub>X/R</sub> Low to FS <sub>X/R</sub> Low (short frame sync pulse) - Note 1	100			ns
t <sub>XDP</sub>	Delay Time to $TS_X$ low (load = 150pF plus 2 LSTTL loads)			140	ns
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (low level) 64kbit/s operating mode)	160			ns


Note 1: For short frame sync timing  $FS_X$  and  $FS_R$  must go high while their respective bit clocks are high.

Figure 1: 64kbits/s TIMING DIAGRAM (see next page for complete timing).














#### **TRANSMISSION CHARACTERISTICS**

 $T_A = 0$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ , GNDA = 0V, f = 1.0KHz,  $V_{IN} = 0$ dBm0 transmit input amplifier connected for unity-gain non-inverting (unless otherwise specified). AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Absolute levels - nominal 0 dBm0 level is 4 dBm (600 $\Omega)$ 0 dBm0		1.2276		Vrms
t <sub>MAX</sub>	Max Overload Level 3.14 dBm0 (A LAW) 3.17 dBm0 (U LAW)		2.492 2.501		V <sub>PK</sub> V <sub>PK</sub>
G <sub>XA</sub>	Transmit Gain, Absolute (TA = 25 °C, V <sub>CC</sub> = 5 V, V <sub>BB</sub> = $-5$ V) Input at GS <sub>X</sub> = 0 dBm0 at 1020 Hz	- 0.15		0.15	dB
G <sub>XR</sub>	Transmit Gain, Relative to GXA f = 16 Hz f = 50 Hz f = 60 Hz f = 180 Hz f = 200 Hz f = 300 Hz · 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and up, Measure Response from 0 Hz to 4000 Hz	- 2.8 - 1.8 - 0.15 - 0.35 - 0.7		- 40 - 30 - 26 - 0.2 - 0.1 0.15 0.05 0 - 14 - 32	dB
Gxat	Absolute Transmit Gain Variation with Temperature TA = 0 to $+70^{\circ}$ C	- 0.1		0.1	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage ( $V_{CC}$ = 5 V ± 5 %, $V_{BB}$ = - 5 V ± 5 %)	- 0.05		0.05	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = $-10 \text{ dBm0}$ VFXI+ = $-40 \text{ dBm0}$ to $+3 \text{ dBm0}$ VFxI+ = $-50 \text{ dBm0}$ to $-40 \text{ dBm0}$ VFxI+ = $-55 \text{ dBm0}$ to $-50 \text{ dBm0}$	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
G <sub>RA</sub>	Receive Gain, Absolute ( $T_A = 25^{\circ}C$ , $V_{CC} = 5V$ , $V_{BB} = -5V$ ) Input = Digital Code Sequence for 0dBm0 Signal at 1020Hz	- 0.15		0.15	dB
G <sub>RR</sub>	Receive Gain, Relative to GRA f = 0Hz to 3000Hz f = 3300Hz f = 3400Hz f = 4000Hz	- 0.35 - 0.35 - 0.7		0.20 0.05 0 - 14	dB dB dB dB
G <sub>RAT</sub>	Absolute Transmit Gain Variation with Temperature $T_{A}$ = 0 to +70°C	- 0.1		0.1	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage (V <sub>CC</sub> = 5 V $\pm$ 5 %, V <sub>BB</sub> = - 5 V $\pm$ 5 %)	- 0.05		0.05	dB
G <sub>RRL</sub>	Receive Gain Variations with Level Sinusoidal Test Method; Reference input PCM code corresponds to an ideally encoded $-10 \text{ dBm0}$ signal PCM level = $-40 \text{ dBm0}$ to $+ 3 \text{ dBm0}$ PCM level = $-50 \text{ dBm0}$ to $-40 \text{ dBm0}$ PCM level = $-55 \text{ dBm0}$ to $-50 \text{ dBm0}$	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
V <sub>RO</sub>	Receive Output Drive Level ( $R_L = 600\Omega$ )	- 2.5		2.5	V

#### TRANSMISSION (continued)

#### ENVELOPE DELAY DISTORTION WITH FREQUENCY

Symbol	Parameter	Min.	Тур.	Max.	Unit
D <sub>XA</sub>	Transmit Delay, Absolute (f = 1600Hz)		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to $D_{XA}$ f = 500Hz - 600Hz f = 600Hz - 800Hz f = 800Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz		195 120 50 20 55 80 130	220 145 75 40 75 105 155	μs
D <sub>RA</sub>	Receive Delay, Absolute (f = 1600Hz)		180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to $D_{RA}$ f = 500Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz	- 40 - 30	- 25 - 20 70 100 145	90 125 175	μs

#### NOISE

Symbol	Parameter	Min.	Тур.	Max.	Unit
N <sub>XP</sub>	Transmit Noise, P Message Weighted (A LAW, VFXI <sup>+</sup> = 0 V) 1)		- 74	- 69	dBm0p
N <sub>RP</sub>	Receive Noise, P Message Weighted (A LAW, PCM code equals positive zero)		- 82	- 79	dBm0p
N <sub>XC</sub>	Transmit Noise, C Message Weighted $\mu$ LAW (VFXI <sup>+</sup> = 0 V)		12	15	dBmC0
N <sub>RC</sub>	Receive Noise, C Message Weighted ( $\mu$ LAW, PCM Code Equals Alternating Positive and Negative Zero)		8	11	dBrnC0
N <sub>RS</sub>	Noise, Single Frequency $f = 0 \text{ kHz}$ to 100 kHz, Loop around Measurement, $VF_XI^+ = 0 \text{ Vrms}$			- 53	dBm0
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit (note 2) $V_{CC} = 5.0 V_{DC} + 100 mVrms, f = 0 kHz-50 kHz$	40			dBp
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit (note 2) $V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms},$ f = 0 kHz-50 kHz	40			dBp
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive (PCM code equals positive zero, $V_{CC} = 5.0 \text{ VD}_{C} + 100 \text{mVrms}$ ) f = 0Hz to 4000Hz f = 4KHz to 25KHz f = 25KHz to 50KHz	40 40 36			dBp dB dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive (PCM code equals positive zero, VBB = $5.0 \text{ VD}_{C}$ + $100 \text{mVrms}$ ) f = 0Hz to $4000 \text{Hz}$ f = 4KHz to $25 \text{KHz}$ f = $25 \text{KHz}$ to $50 \text{KHz}$	40 40 36			dBp dB dB



#### TRANSMISSION CHARACTERISTICS (continued)

#### NOISE (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
SOS	Spurius out-of-band Signals at the Channel Output Loop around measurement, 0dBm0, 300Hz - 3400Hz input applied to DR, measure individual image signals at DX 4600Hz - 7600Hz 7600Hz - 8400Hz 8400Hz - 100,000Hz			- 32 - 40 - 32	dB dB dB

#### DISTORTION

Symbol	Parameter		Min.	Тур.	Max.	Unit
STD <sub>X</sub> or	Signal to Total Distortion (sinusoidal test method)					
STD <sub>R</sub>	Transmit or Receive Half-channel Level = 3.0dBm0 Level = 0dBm0 to -30dBm0 Level = -40dBm0 Level = -55dBm0	XMT R CV XMT RCV	33 36 29 30 14 15			dBp
SFD <sub>X</sub>	Single Frequency Distortion, Transmit ( $T_A = 25^{\circ}C$ )				-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive ( $T_A = 25^{\circ}C$ )				-46	dB
IMD	Intermodulation Distortion Loop Around Measurement, VFXI+ = -4dBm0 to -21dE Frequencies in the Range 300Hz - 3400Hz	m0, two			-41	dB

#### CROSSTALK

Symbol	Parameter	Min.	Тур.	Max.	Unit
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level $f = 300Hz$ to 3400Hz, $D_R =$ Steady PCM Mode		- 90	- 75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level f = 300Hz to 3400Hz, (note 2)		- 90	- 70	dB

Notes:
1) Measured by extrapolation from distortion test results.
2) PPSR<sub>x</sub>, NPSR<sub>x</sub>, CT<sub>R-x</sub> is measured with a -50dBm0 activating signal applied at VF<sub>x</sub>I<sup>\*</sup>.

#### ENCODING FORMAT AT D<sub>X</sub> OUTPUT

	A-	A-Law (including even bit inversion)				μ <b>Law</b>										
V <sub>IN</sub> (at GS <sub>X</sub> ) = +Full-scale	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0
$V_{IN}$ (at GS <sub>X</sub> ) = 0V	1 0	1 1	0 0	1 1	0 0	1 1	0 0	1 1	1 0	1 1						
$V_{IN}$ (at GS <sub>X</sub> ) = - Full-scale	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0

#### APPLICATION INFORMATION


#### POWER SUPPLIES

While the pins at the ETC505X family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any-other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 $\mu$ F supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub> as close to the device as possible.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with  $10\mu F$  capacitors.


Figure 4: T-PAD Attenuator



Also :  $Z = \sqrt{Z_{SC} \cdot Z_{OC}}$ 

Where  $Z_{SC}$  = impedance with short circuit termination and  $Z_{OC}$  = impedance with open circuit termination.

Figure 5: II-PAD Attenuator



$$R3 = \sqrt{\frac{Z1 \cdot Z2}{2}} \left( \frac{N^2 - 1}{N} \right)$$
$$R3 = Z1 \left( \frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

#### RECEIVE GAIN ADJUSTMENT

For applications where a ETC505X family CODEC/filter receive output must drive a  $600\Omega$ load, but a peak swing lower then  $\pm$  2.5V is required, the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$  –pad at the output. Table II lists the required resistor values for  $600\Omega$  terminations. As these are generally nonstandard values, the equations can be used to compute the attenuation of the closest pratical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30dB return loss against 600 $\Omega$  is obtained if the output impedance of the attenuator is in the range  $282\Omega$  to  $319\Omega$ (assuming a perfect transformer).

**Table 2** : Attenuator Tables For  $Z1 = Z2 = 300 \Omega$  (all values in  $\Omega$ ).

dB	R1	R2	R3	R4
$\begin{array}{c} 0.1\\ 0.2\\ 0.3\\ 0.4\\ 0.5\\ 0.6\\ 0.7\\ 0.8\\ 0.9\\ 1.0\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 18\\ 20\\ \end{array}$	$\begin{array}{c} 1.7\\ 3.5\\ 5.2\\ 6.9\\ 8.5\\ 10.4\\ 12.1\\ 13.8\\ 15.5\\ 17.3\\ 34.4\\ 51.3\\ 68\\ 84\\ 100\\ 115\\ 129\\ 143\\ 156\\ 168\\ 180\\ 190\\ 200\\ 210\\ 218\\ 233\\ 246\end{array}$	26k 13k 8.7k 6.5k 5.2k 4.4k 3.7k 3.3k 2.9k 2.6k 1.3k 850 650 494 402 380 284 244 211 184 161 142 125 110 98 77 61	3.5 6.9 10.4 13.8 17.3 24.2 27.7 31.1 34.6 70 107 144 183 224 269 317 370 427 490 550 635 720 816 924 1.17k 1.5k	52k 26k 17.4k 13k 10.5k 8.7k 7.5k 6.5k 5.8k 5.2k 2.6k 1.3k 1.3k 1.1k 900 785 698 630 527 535 500 473 450 430 413 386 366

#### ETC5054 - ETC5057






Figure 6: Typical Synchronous Application.

14/18

DIM.		mm		inch						
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.				
А	2.35		2.65	0.093		0.104				
A1	0.1		0.3	0.004		0.012				
В	0.33		0.51	0.013		0.020				
С	0.23		0.32	0.009		0.013				
D	10.1		10.5	0.398		0.413				
E	7.4		7.6	0.291		0.299				
е		1.27			0.050					
Н	10		10.65	0.394		0.419				
h	0.25		0.75	0.010		0.030				
L	0.4		1.27	0.016		0.050				
к	0° (min.)8° (max.)									







57

15/18

### ETC5054 - ETC5057


DIM.		mm		inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
a1	0.51			0.020				
В	0.77		1.65	0.030		0.065		
b		0.5			0.020			
b1		0.25			0.010			
D			20			0.787		
E		8.5			0.335			
е		2.54			0.100			
e3		17.78			0.700			
F			7.1			0.280		
I			5.1			0.201		
L		3.3			0.130			
z			1.27			0.050		






#### 16/18

DIM.		mm		inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	9.78		10.03	0.385		0.395		
В	8.89		9.04	0.350		0.356		
D	4.2		4.57	0.165		0.180		
d1		2.54			0.100			
d2		0.56			0.022			
E	7.37		8.38	0.290		0.330		
е		1.27			0.050			
F		0.38			0.015			
G			0.101			0.004		
М		1.27			0.050			
M1		1.14			0.045			





17/18

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics (© 2000 STMicroelectronics GROUP OF COMPANIES)
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.