

AP7217

500mA CMOS LDO

Features

- Very Low Dropout Voltage
- Low Current Consumption: Typ. 50µA
- Output Voltage: 3.3V
- Guaranteed 500mA (min) Output
- Input Range up to 5.5V
- Current Limiting
- Stable with either electrolytic capacitor or low-ESR MLCC (multi-layer ceramic capacitor) Low Temperature Coefficient
- SOP-8L: Available in "Green" Molding Compound (No Br, Sb)
- Lead Free Finish / RoHS Compliant (Note 1)

General Description

The AP7217 low-dropout linear regulator operates from a 3.3V to 5.5V supply and delivers a guaranteed 500mA (min) continuous load current.


The high-accuracy output voltage is preset to an internally trimmed voltage. An active-low open-drain reset output remains asserted for at least 20ms (TYP) after output voltage reaches V_{DF} .

The space-saving SOP-8L package is suitable for "pocket" and hand-held applications.

Applications

- HD/BlueRay DVD & MP3/4 Players
- Mobile Handsets and Smartphones
- Digital Still Camera
- Hand-Held Computers

Ordering Information



	Baakaga		Packaging	Tube		13" Tape and Reel		
	Device	Package Code	(Note 2)	Quantity Part Number Suffix		Quantity	Part Number Suffix	
Pb,	AP7217-XXS	S	SOP-8L	100	-U	2500/Tape & Reel	-13	


EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied, see EU Directive 2002/95/EC Annex Notes.
Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be on our website at http://www.diodes.com/datasheets/ap02001.pdf.



AP7217

500mA CMOS LDO


Pin Assignments



Pin Descriptions

Pin Name	Pin No.	Function
NC	1	No Connection
VR _{OUT}	2	Voltage Output
NC	3	No Connection
V _{IN}	4	Supply Voltage
NC	5	No connection
VD _{OUT}	6	V _D Output (Reset on I/P)
GND	7	Ground
EN	8	Enable (V _R On/Off)

Block Diagram



Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
ESD HBM	Human Body Model ESD Protection	2	KV
ESD MM	Machine Model ESD Protection	450	V
V _{IN}	Input Voltage	+6	V
I _{OUT}	Output Current	$P_D/(V_{IN}-V_O)$	mA
VR _{OUT}	Output Voltage	GND - 0.3 ~ V _{IN} + 0.3	V
TJ	Operating Junction Temperature Range	-40 to +125	°C
T _{J(MAX)}	Maximum Junction Temperature	150	°C
PD	Internal Power Dissipation	1.2	W

AP7217 Rev. 2

2 of 8 www.diodes.com APRIL 2008 © Diodes Incorporated



Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{IN}	Input Voltage	3.3	5.5	V
I _{OUT}	Output Current	0	500	mA
T _A	Operating Ambient Temperature	-40	85	°C


Electrical Characteristics

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit
Ι _Q	Quiescent Current	$I_0 = 0 \text{mA}$	-	50	70	μA
I _{STB}	Standby Current	$V_{EN} = Off$ $V_{IN} = 5.0V$		15	30	μA
VD	Output Voltage Accuracy $I_0 = 30$ mA, $V_{IN} = 5V$		3.234	3.300	3.366	V
VR _{OUT}	VR _{OUT} Temperature Coefficient	-40°C to 85°C, I _{OUT} = 30mA		±100		ppm /°C
V _{DROPOUT}	Dropout Voltage	I _{OUT} = 100mA		100	250	mV
Ι _{ουτ}	Maximum Output Current	V _{IN} = 5.3V	500			mA
ILIMIT	Current Limit	$V_{IN} = 5.3V$		600		mA
I _{short}	Short Circuit Current	V _{IN} = 5.3V		50		mA
$\Delta V_{\text{LINE}} / \Delta V_{\text{IN}} / V R_{\text{OUT}}$	Line Regulation	$4.3V \le V_{IN} \le 5.5V$; $I_{OUT} = 30mA$		0.01	±0.2	%/V
ΔVR_{OUT}	Load Regulation	$1\text{mA} \le I_{OUT} \le 100\text{mA}, V_{IN} = 5.3\text{V}$		15	50	mV
PSRR	Power Supply Rejection	$V_{IN} = 4.3V+ 0.5Vp-pAC,$ $I_{OUT} = 50mA$ F= 1KHz		55		dB
V _{EH}		Output ON	1.6			V
V _{EL}	EN Input Threshold	Output OFF			0.25	V
I _{EN}	Enable Pin Current		-0.1		0.1	μA
V _{DF}	Detect fall voltage		3.83	3.91	3.98	V
V _{Hysteresis}	V _D Hysteresis Range		V _{DF} x1.02	V _{DF} x1.05	V _{DF} x1.08	V
Ivd _{out}	VD Supply Current	VD _{OUT} = 0.5V V _{IN} = 2.0V 3.0V		20 30		mA
t _{RP}	V _{DOUT} Delay Time	V _{IN} = 1.8V to VDF+ 1V	10	20	40	mSec
θ_{JA}	Thermal Resistance	SOP-8L (Note 3)		134		°C/W
θ _{JC}	Thermal Resistance	SOP-8L (Note 3)		28		°C/W


Notes: 3. Test conditions for SOP-8L: Devices mounted on FR-4 PC board, MRP, 2oz copper layout, calibrate at T_J=150 °C, measure at T_A=25°C, minimum recommended pad layout



Typical Application



Typical Performance Characteristics



AP7217 Rev. 2

4 of 8 www.diodes.com


APRIL 2008 © Diodes Incorporated



AP7217

500mA CMOS LDO


Typical Performance Characteristics (Continued)



AP7217 Rev. 2



Timing Diagram



Application Note

Input Capacitor

A 1 μ F ceramic capacitor is recommended to connect between IN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. A lower ESR (Equivalent Series Resistance) capacitor allows the use of less capacitance, while higher ESR type requires more capacitance. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both IN and GND.

Output Capacitor

The output capacitor is required to stabilize and help the transient response of the LDO. The AP7217 is designed to have excellent transient response for most applications with a small amount of output capacitance. The AP7217 is stable with any small ceramic output capacitors of 1.0μ F or higher value, and the temperature coefficients of X7R or X5R type. Additional capacitance helps to reduce undershoot and overshoot during transient. For PCB layout, the output capacitor must be placed as close as possible to OUT and GND pins, and keep the leads as short as possible.

ENABLE/SHUTDOWN Operation

The AP7217 is turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to IN pin to keep the regulator output on at all time. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH}.

	VR _{OUT}	VD _{OUT}
EN=0	0V	φ
EN=1	3.3V	Φ

Current Limit Protection

When output current at OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to approximately 600mA to prevent over-current and to protect the regulator from damage due to overheating.

Short circuit protection

When VRout pin is shorted to GND or VRout voltage is less than 200mV, short circuit protection will be triggered and clamp the output current to approximately 50mA.

VD_{OUT} (reset output)

---Open-Drain Active-Low reset output---


In general, VD_{OUT} is pulled up by a resistor (100Kohm) to V_{IN}. The AP7217 microprocess (uP) supervisory circuitry asserts a guaranteed logic-low reset during power-up and power-down. Reset is asserted asserts when V_{IN} is below the reset threshold and remain asserted for at least t_{RP} after V_{IN} rises above the reset threshold.

As long as $V_{\rm IN}$ is lower than the reset threshold, $VD_{\rm OUT}$ remains at logic "0". When $V_{\rm IN}$ become higher than $V_{TH},~a$ logic "1" is asserted after a time delay defined by $t_{\rm RP}.$


AP7217 Rev. 2



Marking Information



Package Information (All Dimensions in mm)





IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.

LIFE SUPPORT

Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written approval of the President of Diodes Incorporated.