

32K x 8 LOW VOLTAGE CMOS STATIC RAM

OCTOBER 2006

FEATURES

- · High-speed access times:
 - 10 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 60 μW (typical) CMOS standby
 - 65 mW (typical) operating
- · TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs
- Lead-free available

DESCRIPTION


The *ISSI* IS61LV256AL is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns maximum.

When $\overline{\textbf{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ($\overline{\text{CE}}$). The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61LV256AL is available in the JEDEC standard 28-pin, 300-mil SOJ and the 450-mil TSOP (Type I) packages.

FUNCTIONAL BLOCK DIAGRAM




Copyright@2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

10/23/06


IS61LV256AL



PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP (Type I)



PIN DESCRIPTIONS

Address Inputs
Chip Enable Input
Output Enable Input
Write Enable Input
Input/Output
Power
Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	V _{DD} Current
Not Selected (Power-down)	Χ	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	lcc
Read	Н	L	L	D оит	Icc
Write	L	L	Χ	Din	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VDD	Power Supply Voltage Relative to GND	-0.5 to +4.6	V
VTERM	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Тѕтс	Storage Temperature	-65 to +150	°C
Po	Power Dissipation	1	W
Іоит	DC Output Current	±20	mA

Notes

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	$V_{DD}^{(1)}$
Commercial	0°C to +70°C	10	3.3V, +10%, -5%
Industrial	-40°C to +85°C	10	3.3V + 10%, -5%

Note: 1. If operated at 12ns, VDD range is 3.3V ± 10%.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	·	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -2.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 4.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	$GND \le V_{IN} \le V_{DD}$	Com.	-1	1	μΑ
			Ind.	- 2	2	
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	Com. Ind.	–1 –2	1 2	μΑ

Notes:

^{1.} VIL (min.) = -0.3V (DC); VIL (min.) = -2.0V (pulse width ≤ 2.0 ns). VIH (max.) = VDD + 0.5V (DC); VIH (max.) = VDD + 2.0V (pulse width ≤ 2.0 ns).

^{2.} Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

IS61LV256AL



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-10 ns		
Sym.	Parameter	Test Conditions		Min. Max.	Unit	
lcc1	Vdd Operating Supply Current	VDD=Max., CE=VIL IOUT=0 mA, f=1 MHz	Com. Ind.	— 20 — 25	mA	
lcc2	VDD Dynamic Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = f_{MAX}$	Com. Ind. typ. ⁽²⁾	— 30 — 35 20	mA	
ISB1	TTL Standby Current (TTL Inputs)	V _{DD} =Max., V _{IN} =V _{IH} or V _{IL} <u>CE</u> ≥ V _{IH} , f=0	Com. Ind.	- 1 - 1	mA	
ISB2	CMOSStandby Current (CMOS Inputs)	$V_{DD}=Max.,$ $\overline{CE} \leq V_{DD}-0.2V,$ $V_{IN} \geq V_{DD}-0.2V, or$ $V_{IN} \leq 0.2V, f=0$	Com. Ind. typ. ⁽²⁾	— 40 — 50 2	μΑ	

Notes:

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	5	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 3.3V, TA = 25°C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-10	ns	-12	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10		12	_	ns
taa	Address Access Time	_	10	_	12	ns
tона	Output Hold Time	2		2	_	ns
tace	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	5	_	5	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0		0	_	ns
thzoe(2)	OE to High-Z Output	_	5	_	5	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns
thzce(2)	CE to High-Z Output	_	5	_	6	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	10	_	12	ns


Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS









AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE = VIL.
 Address is valid prior to or coincident with CE LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


Symbol	Parameter	-10 Min.) ns Max.	-12 n Min. N	_	Unit
twc	Write Cycle Time	10		12	_	ns
tsce	CE to Write End	8		8		ns
taw	Address Setup Time to Write End	8	_	8	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tpwE1	WE Pulse Width (OE HIGH)	7	_	8	_	ns
tpwE2	WE Pulse Width (OE LOW)	10	_	12	_	ns
tsd	Data Setup to Write End	6.5	_	7	_	ns
tho	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	3.5	_	5	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC WAVEFORMS

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)






WRITE CYCLE NO. 2 (WE Controlled, OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		3.6	V
lor	Data Retention Current	$V_{DD}=2.0V, \overline{CE} \ge V_{DD}-0.2V$ $V_{IN} \ge V_{DD}-0.2V, \text{ or } V_{IN} \le V_{SS}+0.2V$	Com. Ind.	_	2	40 50	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	RecoveryTime	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at V_{DD} = 3.3V, T_{A} = 25°C and not 100% tested.

IS61LV256AL



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed(ns)	Order Part No.	Package
10	IS61LV256AL-10T	TSOP-TypeI
	IS61LV256AL-10TL	TSOP - Type I, Lead-free
	IS61LV256AL-10J	300-mil Plastic SOJ
	IS61LV256AL-10JL	300-mil Plastic SOJ, Lead-free

ORDERING INFORMATION


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61LV256AL-10TI	TSOP - Type I
	IS61LV256AL-10TLI	TSOP - Type I, Lead-free
	IS61LV256AL-10JI	300-mil Plastic SOJ
	IS61LV256AL-10JLI	300-mil Plastic SOJ, Lead-free

PACKAGING INFORMATION



300-mil Plastic SOJ Package Code: J



MILLIMETERS			11	INCHES			
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.	
N0.							
Leads		24/26					
Α	_	_	3.56	_		0.140	
A1	0.64	_	_	0.025	_	_	
A2	2.41	_	2.67	0.095	_	0.105	
b	0.41	_	0.51	0.016	_	0.020	
В	0.66	_	0.81	0.026	_	0.032	
С	0.20	_	0.25	0.008	_	0.010	
D	17.02	_	17.27	0.670	_	0.680	
E	8.26	_	8.76	0.325	_	0.345	
E1	7.49	_	7.75	0.295	_	0.305	
E2	6.27	_	7.29	0.247	_	0.287	
е	1.27 BSC			0.0	0.050 BSC		

Notes:

- Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION





300-mil Plastic SOJ Package Code: J

	MILLIMETERS			INCHES			
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.	
N0. Leads		28					
Α	_	_	3.56	_	_	0.140	
A1	0.64	_	_	0.025	_	_	
A2	2.41	_	2.67	0.095	_	0.105	
b	0.41	_	0.51	0.016	_	0.020	
В	0.66	_	0.81	0.026	_	0.032	
С	0.20	_	0.25	0.008	_	0.010	
D	18.29	_	18.54	0.720	_	0.730	
E	8.26	_	8.76	0.325	_	0.345	
E1	7.49	_	7.75	0.295	_	0.305	
E2	6.27	_	7.29	0.247	_	0.287	
е	1.27 BSC			0.	0.050 BSC		

MILLIMETERS			ERS	INCHES		
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.
N0. Leads		32				
Α	_	_	3.56	_	_	0.140
A1	0.64	_	_	0.025		_
A2	2.41	_	2.67	0.095	_	0.105
b	0.41	_	0.51	0.016	_	0.020
В	0.66	_	0.81	0.026	_	0.032
С	0.20	_	0.25	0.008	_	0.010
D	20.83	_	21.08	0.820	_	0.830
E	8.26	_	8.76	0.325	_	0.345
E1	7.49	_	7.75	0.295	_	0.305
E2	6.27	_	7.29	0.247	_	0.287
е	1.27 BSC			0.	050 B	SC

Plastic TSOP - 28-pins Package Code: T (Type I)





Plastic TSOP (T—Type I)						
	Millim	neters	Inc	hes		
Symbol	Min	Max	Min	Max		
Ref. Std.						
No. Leads			28			
Α	1.00	1.20	0.037	0.047		
A1	0.05	0.20	0.002	0.008		
В	0.16	0.27	0.006	0.011		
С	0.10	0.20	0.004	0.008		
D	7.90	8.10	0.308	0.316		
Е	11.70	11.90	0.456	0.465		
Н	13.20	13.60	0.515	0.531		
е	0.55 BSC		0.022	BSC		
L	0.30	0.70	0.011	0.027		
α	0°	5°	0°	5°		

Notes:

- Controlling dimension: millimeters, unless otherwise specified.
 BSC = Basic lead spacing between centers.
 Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Integrated Silicon Solution, Inc.