

CYWUSB6935

WirelessUSB™ LR 2.4-GHz DSSS Radio SoC

1.0 Features

- 2.4-GHz radio transceiver
- Operates in the unlicensed Industrial, Scientific, and Medical (ISM) band (2.4 GHz–2.483 GHz)
- –95-dBm receive sensitivity
- · Up to 0dBm output power
- Range of up to 50 meters or more
- · Data throughput of up to 62.5 kbits/sec
- Highly integrated low cost, minimal number of external components required
- Dual DSSS reconfigurable baseband correlators
- SPI microcontroller interface (up to 2-MHz data rate)
- 13-MHz input clock operation
- Low standby current < 1 μA
- Integrated 30-bit Manufacturing ID
- Operating voltage from 2.7V to 3.6V
- Operating temperature from –40° to 85°C
- Offered in a small footprint 48 QFN

2.0 Functional Description

The CYWUSB6935 transceiver is a single-chip 2.4-GHz Direct Sequence Spread Spectrum (DSSS) Gaussian Frequency Shift Keying (GFSK) baseband modem radio that connects directly to a microcontroller via a simple serial peripheral interface. The CYWUSB6935 is offered in an industrial temperature range 48-pin QFN and a commercial temperature range 48-pin QFN.

3.0 Applications

- Building/Home Automation
 - Climate Control
 - -Lighting Control
 - Smart Appliances
 - On-Site Paging Systems
 - -Alarm and Security
- Industrial Control
 - Inventory Management
 - Factory Automation
 - Data Acquisition
- Automatic Meter Reading (AMR)
- Transportation
- Diagnostics
- Remote Keyless Entry
- · Consumer / PC
 - -Locator Alarms
 - Presenter Tools
 - -Remote Controls
 - Toys




Figure 3-1. CYWUSB6935 Simplified Block Diagram

Cypress Semiconductor Corporation Document #: 38-16008 Rev. *D 3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised August 3, 2005



3.1 Applications Support

The CYWUSB6935 is supported by both the CY3632 WirelessUSB Development Kit and the CY3635 WirelessUSB N:1 Development Kit. The CY3635 development kit provides all of the materials and documents needed to cut the cord on multipoint to point and point-to-point low bandwidth, high node density applications including four small form-factor sensor boards and a hub board that connects to WirelessUSB LR RF module boards, a software application that graphically demonstrates the multipoint to point protocol, comprehensive WirelessUSB protocol code examples and all of the associated schematics, gerber files and bill of materials. The WirelessUSB N:1 Development Kit is also supported by the WirelessUSB Listener Tool.

4.0 Functional Overview

The CYWUSB6935 provides a complete SPI-to-antenna radio modem. The CYWUSB6935 is designed to implement wireless devices operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz–2.4835 GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).

The CYWUSB6935 contains a 2.4-GHz radio transceiver, a GFSK modem, and a dual DSSS reconfigurable baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1-MHz channels yielding a theoretical spectral capacity of 3822 channels. The CYWUSB6935 supports a range of up to 50 meters or more.

4.1 2.4-GHz Radio

The receiver and transmitter are a single-conversion, low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps.

 Table 4-1. Internal PA Output Power Step Table

PA Setting	Typical Output Power (dBm)
7	0
6	-2.4
5	-5.6
4	-9.7
3	-16.4
2	-20.8
1	-24.8
0	-29.0

Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4-GHz GFSK radio transmitter ISM band. The synthesizer provides the frequency-hopping local oscillator for the transmitter and receiver. The VCO loop filter is also integrated on-chip.

4.2 GFSK Modem

The transmitter uses a DSP-based vector modulator to convert the 1-MHz chips to an accurate GFSK carrier.

The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.

4.3 Dual DSSS Baseband

Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.

The DSSS baseband has three operating modes: 64-chips/bit Single Channel, 32-chips/bit Single Channel, and 32-chips/bit Single Channel Dual Data Rate (DDR).

4.3.1 64 Chips/Bit Single Channel

The baseband supports a single data stream operating at 15.625 kbits/sec. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/sec data stream utilizes the longest PN Code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

4.3.2 32 Chips/Bit Single Channel

The baseband supports a single data stream operating at 31.25 kbits/sec.

4.3.3 32 Chips/Bit Single Channel Dual Data Rate (DDR)

The baseband spreads bits in pairs and supports a single data stream operating at 62.5 kbits/sec.

4.4 Serializer/Deserializer (SERDES)

CYWUSB6935 provides a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten.

4.5 Application Interfaces

CYWUSB6935 has a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.



An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

4.6 Clocking and Power Management

A 13-MHz crystal is directly connected to X13IN and X13 without the need for external capacitors. The CYWUSB6935 has a programmable trim capability for adjusting the on-chip load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-chip decoupling capacitors. The CYWUSB6935 is powered from a 2.7V to 3.6V DC supply. The CYWUSB6935 can be shutdown to a fully static state using the PD pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal Frequency: 13 MHz
- · Operating Mode: Fundamental Mode
- Resonance Mode: Parallel Resonant
- Frequency Stability: ±30 ppm
- Series Resistance: <a href="mailto: 100 ohms
- Load Capacitance: 10 pF
- Drive Level: 10 $\mu W\text{--}100~\mu W$

4.7 Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) returns the relative signal strength of the ON-channel signal power and can be used to:

- 1. Determine the connection quality
- 2. Determine the value of the noise floor
- 3. Check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit analog-to-digital converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50 μ s. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register (Reg 0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater than 50 μ s and read the RSSI register again. Next,

clear the Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a 'noisy' process so, for best results, this procedure should be repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10 indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.

5.0 Application Interfaces

5.1 SPI Interface

The CYWUSB6935 has a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multi-byte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (SS).

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (SS) pin must be asserted to initiate a SPI transfer.

The application MCU can initiate a SPI data transfer via a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes as shown in *Figure 5-1* through *Figure 5-4*. The SS signal should not be deasserted between bytes. The SPI communications interface is as follows:

- Command Direction (bit 7) = "0" Enables SPI read transaction. A "1" enables SPI write transactions.
- Command Increment (bit 6) = "1" Enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise the same address is accessed.
- · Six bits of address.
- · Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A burst transaction is terminated by deasserting the slave select ($\overline{SS} = 1$). For burst read transactions, the application MCU must abide by the timing shown in *Figure 12-2*.

The SPI communications interface single read and burst read sequences are shown in *Figure 5-2* and *Figure 5-3*, respectively.

The SPI communications interface single write and burst write sequences are shown in *Figure 5-4* and *Figure 5-5*, respectively.



CYWUSB6935

			Byte 1	Byte 1+N		
Bit #	7	6	[5:0]	[7:0]		
Bit Name	DIR	INC	Address	Data		

Figure 5-1. SPI Transaction Format





Figure 5-2. SPI Single Read Sequence









Figure 5-4. SPI Single Write Sequence





Document #: 38-16008 Rev. *D



5.2 DIO Interface

The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks the data as shown in *Figure 5-6*. In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in *Figure 5-7*. The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.

5.3 Interrupts

The CYWUSB6935 features three sets of interrupts: transmit, received, and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

Interrupts are enabled and the status read through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).

If more than 1 interrupt is enabled at any time, it is necessary to read the relevant interrupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.

The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).

5.3.1 Wake Interrupt

When the PD pin is low, the oscillator is stopped. After PD is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.

The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.

5.3.2 Transmit Interrupts

Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in *Section 7.0*.

5.3.3 Receive Interrupts

Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in *Section 7.0*.




Figure 5-7. DIO Transmit Sequence



6.0 Application Examples

Figure 6-1 shows a block diagram example of a typical battery powered device using the CYWUSB6935 chip.

Figure 6-2 shows an application example of a WirelessUSB LR alarm system where a single hub node is connected to an alarm panel. The hub node wirelessly receives information from multiple sensor nodes in order to control the alarm panel.




Figure 6-1. CYWUSB6935 Battery Powered Device




Figure 6-2. WirelessUSB LR Alarm System



7.0 Register Descriptions

Table 7-1 displays the list of registers inside the CYWUSB6935 that are addressable through the SPI interface. All registers are read and writable, except where noted.

Table 7-1. CYWUSB6935 Register Map^[1]

Register Name	Mnemonic	CYWUSB6935 Address	Page	Default	Access
Revision ID	REG_ID	0x00	8	0x07	RO
Control	REG_CONTROL	0x03	8	0x00	RW
Data Rate	REG_DATA_RATE	0x04	9	0x00	RW
Configuration	REG_CONFIG	0x05	10	0x01	RW
SERDES Control	REG_SERDES_CTL	0x06	10	0x03	RW
Receive SERDES Interrupt Enable	REG_RX_INT_EN	0x07	11	0x00	RW
Receive SERDES Interrupt Status	REG_RX_INT_STAT	0x08	12	0x00	RO
Receive SERDES Data A	REG_RX_DATA_A	0x09	13	0x00	RO
Receive SERDES Valid A	REG_RX_VALID_A	0x0A	13	0x00	RO
Receive SERDES Data B	REG_RX_DATA_B	0x0B	13	0x00	RO
Receive SERDES Valid B	REG_RX_VALID_B	0x0C	13	0x00	RO
Transmit SERDES Interrupt Enable	REG_TX_INT_EN	0x0D	14	0x00	RW
Transmit SERDES Interrupt Status	REG_TX_INT_STAT	0x0E	14	0x00	RO
Transmit SERDES Data	REG_TX_DATA	0x0F	15	0x00	RW
Transmit SERDES Valid	REG_TX_VALID	0x10	15	0x00	RW
PN Code	REG_PN_CODE	0x18–0x11	15	0x1E8B6A3DE0E9B222	RW
Threshold Low	REG_THRESHOLD_L	0x19	16	0x08	RW
Threshold High	REG_THRESHOLD_H	0x1A	16	0x38	RW
Wake Enable	REG_WAKE_EN	0x1C	16	0x00	RW
Wake Status	REG_WAKE_STAT	0x1D	16	0x01	RO
Analog Control	REG_ANALOG_CTL	0x20	17	0x04	RW
Channel	REG_CHANNEL	0x21	17	0x00	RW
Receive Signal Strength Indicator	REG_RSSI	0x22	18	0x00	RO
PA Bias	REG_PA	0x23	18	0x00	RW
Crystal Adjust	REG_CRYSTAL_ADJ	0x24	18	0x00	RW
VCO Calibration	REG_VCO_CAL	0x26	19	0x00	RW
Reg Power Control	REG_PWR_CTL	0x2E	19	0x00	RW
Carrier Detect	REG_CARRIER_DETECT	0x2F	19	0x00	RW
Clock Manual	REG_CLOCK_MANUAL	0x32	19	0x00	RW
Clock Enable	REG_CLOCK_ENABLE	0x33	19	0x00	RW
Synthesizer Lock Count	REG_SYN_LOCK_CNT	0x38	20	0x64	RW
Manufacturing ID	REG_MID	0x3C-0x3F	20	-	RO

Note:

1. All registers are accessed Little Endian.



Addr	Addr: 0x00			REG_ID			Default: 0x07		
7	7 6 5 4			3	2	1	0		
	Silico	on ID			Produ	uct ID			

Figure 7-1. Revision ID Register

Bit Name Description

7:4 Silicon ID These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.

3:0 Product ID These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.

Addr: 0x03		REG_CONTROL				Default: 0x00	
7	7 6 5			3	2	1	0
RX Enable	TX Enable	PN Code Select	Bypass Internal Syn Lock Signal	Auto Internal PA Disable	Internal PA Enable	Reserved	Reserved

Figure 7-2. Control

Bit	Name	Description
7	RX Enable	The Receive Enable bit is used to place the IC in receive mode. 1 = Receive Enabled 0 = Receive Disabled
6	TX Enable	The Transmit Enable bit is used to place the IC in transmit mode. 1 = Transmit Enabled 0 = Transmit Disabled
5	PN Code Select	The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code. 1 = 32 Most Significant Bits of PN code are used 0 = 32 Least Significant Bits of PN code are used This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).
4	Bypass Internal Syn Lock Signal	This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of time specified in the Syn Lock Count register (Reg 0x38), in units of 2 µs. If the internal Syn Lock Signal is used then set Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled. 1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38) 0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38) It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the synthesizer.
3	Auto Internal PA Disable	The Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier. The two options are automatic control by the baseband or by firmware through register writes. For external PA usage, please see the description of the REG_ANALOG_CTL register (Reg 0x20). 1 = Register controlled Internal PA Enable 0 = Auto controlled Internal PA Enable When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg 0x03, bit 2). It is recommended that this bit is set to 0, leaving the PA control to the baseband.
2	Internal PA Enable	The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier. 1 = Internal Power Amplifier Enabled 0 = Internal Power Amplifier Disabled This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is don't care.
1	Reserved	This bit is reserved and should be written with a zero.
0	Reserved	This bit is reserved and should be written with a zero.



	Addr: 0)x04		REG_DA	TA_RATE		Defau	lt: 0x00
	7	6	5	4	3	2	1	0
			Reserved	·		Code Width	Data Rate	Sample Rate
				Figure 7-3	. Data Rate	•		
Bit	Name	Description						
7:3	Reserved	These bits are	reserved and sho	ould be written with	zeroes.			
2 ^[2]	Code Width	1 = 32 chips/ 0 = 64 chips/ The number of By choosing a 3 A 64 chips/bit F By selecting to	bit PN codes bit PN codes chips/bit used im 2 chips/bit PN-cc PN code offers im use a 32 chips/b	ode, the data throug proved range over it PN code a numb	factors such as c ghput can be doul its 32 chips/bit c er of other registe	nips/bit PN codes. lata throughput, ran oled or even quadru ounterpart as well a er bits are impacted and Sample Rate (pled (when doub s more robustnes and need to be a	le data rate is set). ss to interference.
1 ^[2]	Data Rate	62.5kbits/sec. 1 = Double E 0 = Normal E This bit is applied bit 2=1). When interpreted as 2 chips/bit PN co Normal Data R	Data Rate - 2 bits Data Rate - 1 bit p cable only when t using Double Da 2 bits of data. Wh de is then split ir ate, the raw data	per PN code (No c per PN code using 32 chips/bit P ata Rate, the raw da en using this mode to two and used by	odd bit transmissi N codes which ca ata throughput is a single 64 chips / the baseband to bits/sec. Addition	of operation which ons) in be selected by se 62.5 kbits/sec beca bo offer the Double D ally, Normal Data F	tting the Code W use every 32 chi ed in the PN cod ata Rate capabil	idth bit (Reg 0x04, ps/bit PN code is e register. This 64 ity. When using
0 ^[2]	Sample Rate	1 = 12x Over 0 = 6x Overs Using 12x over	sampling ampling sampling improv don't care. The c	es the correlators r	eceive sensitivity	g 32 chips/bit PN cc v. When using 64 ch n be selected is wh	ips/bit PN codes	or Double Data

Note:

 ^{2.} The following Reg 0x04, bits 2:0 values are not valid:
 001–Not Valid
 010–Not Valid
 011–Not Valid
 111–Not Valid



Addr: 0x05			REG_CONFIG			Default: 0x01		
7	6	6 5 4 3 2				1	0	
		IRQ Pir	n Select					

Figure 7-4. Configuration

Bit	Name	Description
7:2	Reserved	These bits are reserved and

These bits are reserved and should be written with zeroes.

1:0 IRQ Pin Select The Interrupt Request Pin Select bits are used to determine the drive method of the IRQ pin.

11 = Open Source (IRQ asserted = 1, IRQ deasserted = Hi-Z)

10 = Open Drain (IRQ asserted = 0, IRQ deasserted = Hi-Z)

01 = CMOS (IRQ asserted = 1, IRQ deasserted = 0)

00 = CMOS Inverted (IRQ asserted = 0, IRQ deasserted = 1)

Addr: 0x06			REG_SER	RDES_CTL		Defaul	t: 0x03
7 6 5 4				3	2	1	0
Reserved				SERDES Enable		EOF Length	

Figure 7-5. SERDES Control

BitNameDescription7:4ReservedThese bits are reserved and should be written with zeroes.3SERDES EnableThe SERDES Enable bit is used to switch between bit-serial mode and SERDES mode.
1 = SERDES enabled
0 = SERDES disabled, bit-serial mode enabledWhen the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the
SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the
DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage
the timing required by the bit-serial mode.2:0EOF LengthThe End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid
data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event
can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes
data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF
length, an EOF condition will occur at the first invalid bit after a valid reception.



	Addr: ()x07		REG_RX	LINT_EN		Defaul	t: 0x00
	7	6	5	4	3	2	1	0
Ur	derflow B	Overflow B	EOF B	Full B	Underflow A	Overflow A	EOF A	Full A
			Figure	7-6. Receive SE	RDES Interrup	t Enable		
Bit	Name	Description						
7	Underflow B	•	w B bit is used to e	enable the interrup	t associated with a	n underflow condit	ion with the Recei	ve SERDES Data
		B register (R	eg 0x0B)	abled for Receive				
		0 = Underf	low B interrupt dis	sabled for Receive	SERDES Data B			
•	O				o read the Receive		5 (S	, , ,
6	Overflow B	B register (Re		enable the interrup	t associated with a	n overflow condition	on with the Receiv	e SERDES Data
				bled for Receive S abled for Receive S				
		An overflow of	condition occurs v	vhen new received	l data is written int	o the Receive SEF	RDES Data B regi	ster (Reg 0x0B)
5	EOF B	•			errupt associated v	with the Channel E	B Receiver EOF co	ondition.
		1 = EOF B	interrupt enabled	for Channel B Re	ceiver			
		The EOF IRC	ວ asserts during a	in End of Frame co	ondition. End of Fr			
			OF condition will of		he frame exceeds /alid bit after a valio			
4	Full B	The Full B bit data placed i		e the interrupt asso	ociated with the Re	eceive SERDES D	ata B register (Re	g 0x0B) having
				for Receive SERD for Receive SERD				
		A Full B cond (Reg 0x0B). byte has bee	This could occur v	data is transferred when a complete b	I from the Channel yte is received or v	B Receiver into the when an EOF ever	e Receive SERDE It occurs whether	S Data B register or not a complete
3	Underflow A	The Underflo A register (Re		enable the interrup	t associated with a	n underflow condit	ion with the Recei	ve SERDES Data
				abled for Receive sabled for Receive				
					read the Receive		0 1 0	
2	Overflow A	The Overflow A register (0)		enable the interrup	t associated with a	n overflow condition	on with the Receiv	e SERDES Data
		1 = Overflo 0 = Overflo	ow A interrupt ena	bled for Receive S abled for Receive S	SERDES Data A SERDES Data A			
			condition occurs v ior data is read ou		data is written into	the Receive SER	DES Data A regis	ter (Reg 0x09)
1	EOF A	The End of F Receiver.	rame A bit is use	d to enable the inte	errupt associated v	vith an End of Fra	me condition with	the Channel A
		1 = EOF A 0 = EOF A	interrupt enabled interrupt disabled	for Channel A Re	ceiver eceiver			
		detected, and	d then the number	of invalid bits in a f	ondition. End of Fr frame exceeds the after a valid recept	number in the EO	F length field. If 0 i	s the EOF length,
0	Full A	The Full A bit written into it.		e the interrupt asso	ociated with the Re	eceive SERDES D	ata A register (0x	09) having data
				for Receive SERD for Receive SERD				
			This could occur w		I from the Channel yte is received or v			



	Addr: 0	x08		REG_RX_	INT_STAT		Defaul	t: 0x00		
	7	6	5	4	3	2	1	0		
Ň	Valid B	Flow Violation B	EOF B	Full B	Valid A	Flow Violation A	EOF A	Full A		
	Figure 7-7. Receive SERDES Interrupt Status ^[3]									
Bit	Name	Descriptio	n							
7	Valid B	1 = All bit 0 = Not a When data	ts are valid for Re Ill bits are valid for is written into the	ceive SERDES Da Receive SERDE Receive SERDES	ata B S Data B	Data B register (Re Reg 0x0B) this bit i rupt.	- /			
6	Flow Violation	SERDES D 1 = Overfl 0 = No ov Overflow co the prior da	Pata B register (Re ow/underflow inte erflow/underflow i ponditions occur wh ta has been read.	eg 0x0B). rrupt pending for I nterrupt pending f nen the radio loads Underflow conditio	Receive SERDES or Receive SERDI s new data into the ons occur when try	underflow conditio Data B ES Data B Receive SERDES ing to read the Rec he Receive Interru	Data B register (I eive SERDES Da	Reg 0x0B) before ta B register (Reg		
5	EOF B	1 = EOF 0 = No E An EOF cor in the SERI	interrupt pending OF interrupt pend ndition occurs for t DES Control regis	for Channel B ing for Channel B he Channel B Rec	eiver when receive	has occurred on th e has begun and th alid bits being rece	en the number of t	bit times specified		
4	Full B	1 = Rece 0 = No R A Full B con (Reg 0x0B)	ive SERDES Data eceive SERDES I idition occurs when	a B full interrupt pe Data B full interrup n data is transferre	ending ot pending ed from the Channe	B register (Reg 0x B Receiver into th when an EOF even	e Receive SERDE	S Data B register		
3	Valid A	1 = All bit 0 = Not a When data	ts are valid for Re Ill bits are valid for is written into the	ceive SERDES Da Receive SERDE Receive SERDES	ata A S Data A	S Data A Register Reg 0x09) this bit i rupt.				
2	Flow Violation	n A The Flow V SERDES D 1 = Overfl 0 = No ov Overflow co the prior da	iolation A bit is us vata A register (Re ow/underflow inte erflow/underflow i onditions occur wh ta has been read.	ed to signal wheth g 0x09). rrupt pending for I nterrupt pending f nen the radio loads Underflow conditio	ner an overflow or Receive SERDES or Receive SERDI s new data into the ons occur when try	underflow conditio	Data A register (l eive SERDES Da	Reg 0x09) before ta A register (Reg		
1	EOF A	1 = EOF 0 = No E An EOF cor in the SERI	interrupt pending OF interrupt pend ndition occurs for t	for Channel A ing for Channel A he Channel A Rec ter (0x06) elapse	eiver when receive	has occurred on th e has begun and th bits being received	en the number of t	oit times specified		
0	Full A	1 = Rece 0 = No R A Full A col Register (R	ive SERDES Data eceive SERDES I ndition occurs whe	a A full interrupt pe Data A full interrup en data is transfer uld occur when a	ending ot pending red from the Chan	A register (Reg 0x Inel A Receiver intr eceived or when an	o the Receive SEI	RDES Data A		

Note:

3. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These registers are read-only.



Addr	: 0x09		REG_RX		Defaul	t: 0x00							
7	6	5	4	2	1	0							
	Data												

Figure 7-8. Receive SERDES Data A

Bit Name Description

7:0 Data Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Addr	0x0A		REG_RX	_VALID_A		Defaul	t: 0x00						
7	6	5	4	2	1	0							
	Valid												

Figure 7-9. Receive SERDES Valid A

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A.

If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x09) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0A). This register is read-only.

Addr:	0x0B		REG_RX	_DATA_B		Defaul	t: 0x00		
7	6	5	4	2	1	0			
Data									

Figure 7-10. Receive SERDES Data B

Bit Name Description

7:0 Data Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 3, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Addr	0x0C		REG_RX_	REG_RX_VALID_B									
7	6	5	4	2	1	0							
	Valid												

Figure 7-11. Receive SERDES Valid B

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B.

If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). This register is read-only.



Ac	ldr: 0x0D			REG_TX	_INT_EN		Defau	lt: 0x00					
	7	6	5	4	3	2	1	0					
		Rese	rved		Underflow	Overflow	Done	Empty					
			Figure 7-	12. Transmit S	ERDES Interrup	ot Enable							
Bit	Name	Description	U		•								
′ :4	Reserved	These bits are r	eserved and shou	ld be written with	zeroes.								
3	Underflow	SERDES Data r 1 = Underflow 0 = Underflow	egister (Reg 0x0F interrupt enabled interrupt disabled	-) 	sociated with an u ransmit while the T								
2	Overflow	The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES Data register (0x0F). 1 = Overflow interrupt enabled 0 = Overflow interrupt disabled An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F) before the preceding data has been transferred to the transmit shift register. The Done bit is used to enable the interrupt that signals the end of the transmission of data											
	Done	The Done bit is used to enable the interrupt that signals the end of the transmission of data. 1 = Done interrupt enabled 0 = Done interrupt disabled The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data and there is no more data for it to transmit.											
)	Empty The Empty bit is used to enable the interrupt that signals when the Transmit SERDES register (Reg 0x0F) is empty. 1 = Empty interrupt enabled 0 = Empty interrupt disabled The Empty condition occurs when the Transmit SERDES Data register (Reg 0x0F) is loaded into the transmit buffer and it's safe to load the next byte												
						. (
	Addr				INT_STAT	. (It: 0x00					
	Addr: 7	safe to load the			0	2							
		safe to load the	next byte	REG_TX_			Defau	lt: 0x00					
		safe to load the 0x0E 6	next byte 5 rved	REG_TX _	INT_STAT	2 Overflow	Defau 1	lt: 0x00					
Bit	7 Name	safe to load the 0x0E 6	next byte 5 rved	REG_TX _	INT_STAT 3 Underflow	2 Overflow	Defau 1	lt: 0x00					
':4	7 Name Reserved	safe to load the Ox0E 6 Rese Description These bits are res	5 rved Figure 7-1 erved. This regist	REG_TX_ 4 13. Transmit SE er is read-only.	INT_STAT 3 Underflow ERDES Interrup	2 Overflow t Status ^[4]	Defau 1 Done	It: 0x00 0 Empty					
':4	7 Name	safe to load the OxOE 6 Description These bits are res The Underflow bit 0xOF) has occurred 1 = Underflow lit 0 = No Underflow This IRQ will asset when the transmit 0xOF). This will or	5 rved Figure 7-1 erved. This registris is used to signal with is used to	REG_TX_ 4 13. Transmit SE er is read-only. when an underflor ng rflow condition to nple transmit data transmitter has ti	INT_STAT 3 Underflow ERDES Interrup	2 Overflow t Status ^[4] ated with the Tran DES Data register ta ready in the Tra	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D	It: 0x00 0 Empty ata register (Reg					
:4	7 Name Reserved Underflow	safe to load the Ox0E 6 Description These bits are rest The Underflow bit 0x0F) has occurred 1 = Underflow lit 0 = No Underflow lit 0 = No Underflow lit This IRQ will asset when the transmit 0x0F). This will or Interrupt Status rest	5 rved Figure 7-1 erved. This registris is used to signal with therrupt pending w Interrupt pending w Interrupt pending tr during an under ter is ready to sam ly assert after the gister (Reg 0x0E)	REG_TX 4 13. Transmit SE er is read-only. when an underflor ng rflow condition to ngle transmit data transmitter has tr	INT_STAT 3 Underflow ERDES Interrup w condition associ the Transmit SERI , but there is no da ransmitted at least	2 Overflow t Status ^[4] ated with the Tran DES Data register ta ready in the Tra one bit. This bit is	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D cleared by readin	It: 0x00 0 Empty ata register (Reg underflow occur Data register (Reg and the Transmit					
7:4	7 Name Reserved	safe to load the OxOE 6 Description These bits are res The Underflow bit 0xOF) has occurred 1 = Underflow lit 0 = No Underflow This IRQ will asset when the transmit 0xOF). This will or	5 rved Figure 7-1 erved. This registris is used to signal with therrupt pending w Interrupt pending w Interrupt pending tr during an under ter is ready to sam ly assert after the gister (Reg 0x0E)	REG_TX_ 4 13. Transmit SE er is read-only. when an underflor ng rflow condition to ngle transmit data transmitter has tr	INT_STAT 3 Underflow ERDES Interrup w condition associ the Transmit SERI , but there is no da ransmitted at least	2 Overflow t Status ^[4] ated with the Tran DES Data register ta ready in the Tra one bit. This bit is	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D cleared by readin	It: 0x00 0 Empty ata register (Reg underflow occur Data register (Reg and the Transmit					
7:4 8	7 Name Reserved Underflow	safe to load the coxoE 6 Description These bits are res The Underflow bit 0x0F) has occurred 1 = Underflow lit 0 = No Underflow This IRQ will asse when the transmit 0x0F). This will or Interrupt Status re The Overflow bit is occurred. 1 = Overflow Inter	5 rved Figure 7-1 erved. This registris is used to signal we be to signal we rt during an under ter is ready to sam ly assert after the gister (Reg 0x0E) is used to signal we terrupt pending	REG_TX_4 4 13. Transmit SE er is read-only. when an underflor mg rflow condition to nple transmit data transmitter has tr hen an overflow co	INT_STAT 3 Underflow ERDES Interrup w condition associ the Transmit SERI , but there is no da ransmitted at least	2 Overflow t Status ^[4] ated with the Tran DES Data register ta ready in the Tra one bit. This bit is	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D cleared by readin	It: 0x00 0 Empty ata register (Reg underflow occur Data register (Reg and the Transmit					
7:4	7 Name Reserved Underflow	safe to load the Ox0E 6 Description These bits are rest The Underflow bit 0x0F) has occurred 1 = Underflow bit 0 = No Underflow This IRQ will asse when the transmit 0x0F). This will or Interrupt Status re The Overflow bit is occurred. 1 = Overflow Int 0 = No Overflow This IRQ will asse	5 rved Figure 7-1 erved. This registrist used to signal with the signal with the signal wi	REG_TX_ 4 13. Transmit SE er is read-only. when an underflor rflow condition to nple transmit data transmitter has to then an overflow co op condition to the ismit SERDES Da	INT_STAT 3 Underflow ERDES Interrup w condition associated but there is no data ansmitted at least pondition associated e Transmit SERDE at a register (Reg 0)	2 Overflow t Status ^[4] ated with the Tran DES Data register tha ready in the Tran one bit. This bit is d with the Transmit	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES Data re cleared by readin SERDES Data re eg 0x0F). An over	It: 0x00 0 Empty ata register (Reg anderflow occur Data register (Reg and the Transmit egister (0x0F) h					
7:4 3	7 Name Reserved Underflow	safe to load the Ox0E 6 Description These bits are rest The Underflow bit 0x0F) has occurred 1 = Underflow lit 0 = No Underflow This IRQ will asset when the transmit 0x0F). This will or Interrupt Status re The Overflow bit is occurred. 1 = Overflow bit is occurred. 1 = Overflow lit 0 = No Overflow This IRQ will asset the new data is load is cleared by read The Done Interruf 0 = No Done Interruf 0 = No Done Interruf 0 = No Done Interruf This IRQ will asset after the transmitted Conterruf	5 rved Figure 7-1 Figure 7-1 erved. This regist is used to signal vertices is used to signal vertices is ready to sam ly assert after the gister (Reg 0x0E) is used to signal werther terrupt pending / Interrupt pending	REG_TX_ 4 13. Transmit SE er is read-only. when an underflow offlow condition to nple transmit data transmitter has transmitter has transmitter has transmit hen an overflow condition to the sismit SERDES Data nterrupt Status reaction nterrupt Status reaction of a data transmits s finished sending	INT_STAT 3 Underflow ERDES Interrup w condition associated the Transmit SERI , but there is no da ansmitted at least ondition associated e Transmit SERDE ata register (Reg 0: gister (Reg 0x0E). mission. a byte of data and	2 Overflow t Status ^[4] ated with the Tran DES Data register ta ready in the Tra one bit. This bit is d with the Transmit S Data register (R x0F) before the pro	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D cleared by readin SERDES Data re eg 0x0F). An over evious data has b data to be sent. Th	It: 0x00 0 Empty ata register (Reg underflow occur Data register (Reg ata register (DxOF) h					
Bit 7:4 3	7 Name Reserved Underflow	safe to load the Ox0E 6 Description These bits are rest The Underflow bit 0x0F) has occurred 1 = Underflow lit 0 = No Underflow This IRQ will asset when the transmit 0x0F). This will or Interrupt Status re The Overflow bit is occurred. 1 = Overflow bit is occurred. 1 = Overflow bit is occurred. 1 = Overflow bit is 0 = No Overflow This IRQ will asset the new data is load is cleared by read The Done bit is us 1 = Done Interruf 0 = No Done Int This IRQ will asset after the transmitto 0x0E) The Empty bit is u 1 = Empty Inter 0 = No Empty Inter 0 = No Empty Inter	5 rved Figure 7-1 erved. This register is used to signal with the served. This register is used to signal with the served. This register is used to signal with the served. This register is used to signal with the server of the server is used to signal with the server of the server the server the server the server the server the server	REG_TX_ 4 13. Transmit SE er is read-only. when an underflow rflow condition to ngle transmit data transmitter has tr transmitter has tr transmitter has tr transmit SERDES Da nterrupt Status re- nd of a data trans s finished sending as least one bit. n the Transmit SE	INT_STAT 3 Underflow ERDES Interrup w condition associated the Transmit SERI , but there is no da ansmitted at least ondition associated e Transmit SERDE ata register (Reg 0: gister (Reg 0x0E). mission. a byte of data and	2 Overflow t Status ^[4] ated with the Tran DES Data register ita ready in the Tran one bit. This bit is d with the Transmit S Data register (R x0F) before the pro- there is no more of by reading the Transit ter (Reg 0x0F) has	Defaul 1 Done smit SERDES Da (Reg 0x0F). An u Insmit SERDES D cleared by readin SERDES Data re eg 0x0F). An over evious data has b data to be sent. Th smit Interrupt Sta s been emptied.	It: 0x00 0 Empty ata register (Reg underflow occur Data register (Reg inderflow occurs whe egister (0x0F) h flow occurs whe een sent. This is his will only asse					

4. All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers are read-only.



CYWUSB6935

Addr	: 0x0F		REG_T		Defaul	t: 0x00							
7	6	5	4	2	1	0							
	Data												

Figure 7-14. Transmit SERDES Data

Bit Name Description

7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

Addr	: 0x10		REG_T	(_VALID		Defaul	t: 0x00							
7	6	5	4	2	1	0								
	Valid													

Figure 7-15. Transmit SERDES Valid

Bit Name Description

7:0 Valid^[5] The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid.

1 = Valid transmit bit

0 = Invalid transmit bit

	Addr: 0x18-11 REG_PN_CODE														()x1E			ault: DE0	E9E	3222	2										
6	3 62	2 6	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
	Address 0x18						Ac	ldres	s Ox	17					Ac	ldres	s 0x	16					Ac	dres	s Ox	15						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	Ac	dres	s Ox	14				Address 0x13							Ad	ldres	s Ox	12					Ac	dres	s Ox	:11				

Figure 7-16. PN Code

Bit Name Description

PN Codes The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32 chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64 chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air order is bit 0 followed by bit 1... followed by bit 63.

Note:

63:0

 The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.



Addr	: 0x19		REG_THR	ESHOLD_L		Defaul	t: 0x08					
7	6	5	4	3	2	1	0					
Reserved	Threshold Low											

Figure 7-17. Threshold Low

Bit Name

7 Reserved

7

0

6:0 Threshold Low

Description

This bit is reserved and should be written with zero.

The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value '0'. A perfect reception of a data bit of '0' with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data interference.

Addr:	0x1A		REG_THR	ESHOLD_H		Defaul	t: 0x38			
7	6	5	4	2	1	0				
Reserved Threshold High										

Figure 7-18. Threshold High

Bit Name Description

Reserved This bit is reserved and should be written with zero.

6:0 Threshold High The Threshold High value is used to determine the number of matched chips allowed when attempting to correlate a single data bit of value '1'. A perfect reception of a data bit of '1' with a 64 chips/bit or a 32 chips/bit PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold Low value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Addr	: 0x1C		REG_W	AKE_EN		Defaul	t: 0x00			
7	6	5	4	3	2	1	0			
	Reserved									

Figure 7-19. Wake Enable

Bit Name Description

7:1 Reserved These bits are reserved and should be written with zeroes.

Wakeup Enable Wakeup interrupt enable.

0 = disabled

1 = enabled

A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.

Addr: 0x1D			REG_WAKE_STAT				Default: 0x01		
7	6	5	5 4 3 2 1			1	0		
	Reserved								

Figure 7-20. Wake Status

Bit Name Description

7:1 Reserved These bits are reserved. This register is read-only.

0 Wakeup Status Wakeup status.

0 = Wake interrupt not pending

1 = Wake interrupt pending

This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.



	Addr	: 0x20		REG_ANA	Default: 0x00			
	7	6	5	4	3	2	1	0
R	eserved	Reg Write Control	MID Read Enable	Reserved	Reserved	PA Output Enable	PA Invert	Reset
	Figure 7-21. Analog Control							
Bit	Name	Descrip	tion					
7	Reserved	This bit i	s reserved and she	ould be written wit	h zero.			
6	Reg Write Control Enables write access to Reg 0x2E and Reg 0x2F. 1 = Enables write access to Reg 0x2E and Reg 0x2F 0 = Reg 0x2E and Reg 0x2F are read-only							
5	MID Read	MID Read Enable The MID Read Enable bit must be s the Manufacturing ID register (Reg (of the Manufacturing ID register (R 1 = Enables read of MID register 0 = Disables read of MID register			consumes powe	Manufacturing ID r. This bit should or	register (Reg 0x30 nly be set when rea	C-0x3F). Enabling ading the contents
4:3	Reserved	These bi	ts are reserved an	d should be writte	n with zeroes.			
2	PA Output	1 = PA	ble The Power Amplifier Output Enable bit is used to enable the PACTL pin for control 1 = PA Control Output Enabled on PACTL pin 0 = PA Control Output Disabled on PACTL pin				ol of an external p	ower amplifier.
1	PA Invert	PA Invert The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal Output Enable and PA Invert cannot be simultaneously changed. 1 = PACTL active low 0 = PACTL active high			when the PaOe b	it is set high. PA		
0	Reset	1 = De	et bit is used to ge evice Reset. All reg Device Reset.		-	alues.		

Addr: 0x21			REG_CHANNEL			Default: 0x00		
7	6	5	4	3	2	1	0	
Reserved	Channel							

Figure 7-22. Channel

Bit Name Description

d

7 Reserve This bit is reserved and should be written with zero.

6:0 Channel The Channel register (Reg 0x21) is used to determine the Synthesizer frequency. A value of 2 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479 GHz. The channels are separated from each other by 1 MHz intervals.

Limit application usage to channels 2–79 to adhere to FCC regulations. FCC regulations require that channels 0 and 1 and any channel greater than 79 be avoided. Use of other channels may be restricted by other regulatory agencies. The application MCU must ensure that this register is modified before transmitting data over the air for the first time.



Addr: 0x22			REG_	Default: 0x00				
7	6	5	4	3	2	1	0	
Reserved		Valid	RSSI					
Eigure 7.22 Passive Signal Strength Indiastor (BSSN)								

Figure 7-23. Receive Signal Strength Indicator (RSSI)^[0]

Bit Name Description

7:6	Reserved	These bits are reserved.	This register is read-only.
-----	----------	--------------------------	-----------------------------

5	Valid	The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only.
		1 = RSSI value is valid 0 = RSSI value is invalid

4:0 RSSI The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only value with the higher values indicating stronger received signals meaning more reliable transmissions.

Addr: 0x23			REG_PA			Default: 0x00	
7	6	5 4 3			2	1	0
	•	Reserved		PA Bias			

Figure 7-24. PA Bias

Bit Name Description

7:3 Reserved These bits are reserved and should be written with zeroes.

2:0 PA Bias The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended. See *Table 4-1* for typical output power steps based on the PA Bias bit settings.

Addr	: 0x24		REG_CRY	Default: 0x00			
7	6	5 4 3 2				1	0
Reserved	Clock Output Disable	Crystal Adjust					

Figure 7-25. Crystal Adjust

Bit 7 6	Name Reserved Clock Output Disable	Description This bit is reserved and should be written with zero. The Clock Output Disable bit disables the 13-MHz clock driven on the X13OUT pin. 1 = No 13-MHz clock driven externally 0 = 13-MHz clock driven externally
5:0	Crystal Adjust	If the 13-MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by –4 dBm on channels 5+13 <i>n</i> . By default the 13-MHz clock output pin is enabled. This pin is useful for adjusting the 13-MHz clock, but it interfere with every 13th channel beginning with 2.405-GHz channel. Therefore, it is recommended that the 13-MHz clock output pin be disabled when not in use. The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal. Each increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total range is 8.5 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an additional 1–2 pF.

Note:

6. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section 4.7 for more details.



Addr	0x26		REG_VCO_CAL				Default: 0x00	
7	7 6 5		4	3	2	1	0	
VCO Slope Enable			Reserved					

Figure 7-26. VCO Calibration

Bit Name

(Write-Only)

7:6

Description The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically VCO Slope Enable added to the VCO.

11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization

10 = -2/+3 VCO adjust

01 = Reserved 00 = No VCO adjust

These bits are undefined for read operations.

These bits are reserved and should be written with zeroes.

5:0 Reserved

Addr: 0x2E			REG_PWR_CTL				Default: 0x00	
7	6	5	5 4 3 2			1	0	
Reg Power Control		Reserved						

Figure 7-27. Reg Power Control

Bit Name Description

7

When set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6 = 1 to enable writes Reg Power Control to Reg 0x2E. The application MCU must set this bit during initialization.

6:0 Reserved These bits are reserved and should be written with zeroes.

Addr: 0x2F			REG_CARR	ER_DETECT	Default: 0x00			
7	6	6 5 4			2	1	0	
Carrier Detect Override		Reserved						

Figure 7-28. Carrier Detect

Description Bit Name

When set, this bit overrides carrier detect. The user must set Reg 0x20, bit 6=1 to enable writes to Reg 0x2F. 7 Carrier Detect Override 6:0 Reserved These bits are reserved and should be written with zeroes.

Addr	0x32		REG_CLOC	Default: 0x00						
7	6	5	4	3	2	1 0				
	Manual Clock Overrides									

Figure 7-29. Clock Manual

Bit Name

Description

7:0 Manual Clock Overrides This register must be written with 0x41 after reset for correct operation

Addr	: 0x33		REG_CLOC	Default: 0x00					
7	6	5	4	3	2	1	0		
Manual Clock Enables									

Figure 7-30. Clock Enable

Description Bit Name

7:0 Manual Clock Enables This register must be written with 0x41 after reset for correct operation



Addr	: 0x38		REG_SYN_		Default: 0x64					
7	6	5	4	3	2	1 0				
			Со	ount						

Figure 7-31. Synthesizer Lock Count

Bit Name Description

7:0 Count Determines the length of delay in 2-µs increments for the synthesizer to lock when auto synthesizer is enabled via Control register (0x03, bit 1=0) and not using the PLL lock signal. The default register setting is typically sufficient.

Addr: 0x3C-3F							REG_MID																									
31	30	29) 2	8 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address 0x3F Address 0x3E							Ad	dres	s Ox	3D					Ad	dres	s Ox	3C													

Figure 7-32. Manufacturing ID

Bit Name Description

31:30 Address[31:30] These bits are read back as zeroes.

29:0 Address[29:0]

 29:0] These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg 0x2C, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). This register is read-only.




8.0 Pin Descriptions

Table 8-1. Pin Description Table


Pin QFN	Name	Туре	Default	Description
Analog RF	5	ı	I	
46	RFIN	Input	Input	RF Input. Modulated RF signal received.
5	RFOUT	Output	N/A	RF Output. Modulated RF signal to be transmitted.
Crystal / P	ower Control		L	
38	X13	Input	N/A	Crystal Input. (refer to Section 4.6).
35	X13IN	Input	N/A	Crystal Input. (refer to Section 4.6).
26	X13OUT	Output/Hi-Z	Output	System Clock. Buffered 13-MHz system clock.
33	PD	Input	N/A	Power Down . Asserting this input (low), will put the IC in the Suspend Mode (X13OUT is 0 when PD is Low).
14	RESET	Input	N/A	Active LOW Reset. Device reset.
34	PACTL	I/O	Input	PACTL. External Power Amplifier control. Pull-down or make output.
SERDES E	Bypass Mode C	ommunication	s/Interrupt	
20	DIO	I/O	Input	Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.
19	DIOVAL	I/O	Input	Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.
21	IRQ	Output /Hi-Z	Output	IRQ. Interrupt and SERDES Bypass Mode DIOCLK.
SPI Comm	nunications			
23	MOSI	Input	N/A	Master-Output-Slave-Input Data. SPI data input pin.
24	MISO	Output/Hi-Z	Hi-Z	Master-Input-Slave-Output Data. SPI data output pin.
25	SCK	Input	N/A	SPI Input Clock. SPI clock.
22	SS	Input	N/A	Slave Select Enable. SPI enable.
Power and	d Ground			
6, 9, 16, 28, 29, 32, 41, 42, 44, 45	VCC	VCC	н	V _{CC} = 2.7V to 3.6V.
13	GND	GND	L	Ground = 0V.
1, 2, 3, 4, 7, 8, 10, 11, 12, 15, 17, 18, 27, 30, 31, 36, 37, 39, 40, 43, 47, 48	NC	N/A	N/A	Must be tied to Ground.
Exposed paddle	GND	GND	L	Must be tied to Ground.



CYWUSB6935 Top View*



* E-PAD BOTTOM SIDE





9.0 **Absolute Maximum Ratings**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied – 55°C to +125°C
Supply Voltage on V _{CC} relative to VSS–0.3V to +3.9V
DC Voltage to Logic Inputs ^[7] –0.3V to V _{CC} +0.3V
DC Voltage applied to Outputs in High-Z State0.3V to V _{CC} +0.3V
Static Discharge Voltage (Digital) ^[8] >2000V
Static Discharge Voltage (RF) ^[8] 500V
Latch-up Current +200 mA, -200 mA

10.0 **Operating Conditions**

V _{CC} (Supply Voltage)	2.7V to 3.6V
T _A (Ambient Temperature Under Bias)	-40°C to +85°C ^[9]
T _A (Ambient Temperature Under Bias)	0°C to +70°C ^[10]
Ground Voltage	0V
F _{OSC} (Oscillator or Crystal Frequency)	13 MHz

11.0 DC Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[12]	Max.	Unit
V _{CC}	Supply Voltage		2.7	3.0	3.6	V
V _{OH1}	Output High Voltage condition 1	At I _{OH} = -100.0 μA	V _{CC} – 0.1	V _{CC}		V
V _{OH2}	Output High Voltage condition 2	At I _{OH} = -2.0 mA	2.4	3.0		V
V _{OL}	Output Low Voltage	At I _{OL} = 2.0 mA		0.0	0.4	V
V _{IH}	Input High Voltage		2.0		V _{CC} ^[11]	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
IIL	Input Leakage Current	$0 < V_{IN} < V_{CC}$	-1	0.26	+1	μA
C _{IN}	Pin Input Capacitance (except X13, X13IN, RFIN)			3.5	10	pF
I _{Sleep}	Current consumption during power-down mode	PD = LOW		0.24	15	μA
IDLE I _{CC}	Current consumption without synthesizer	PD = HIGH		3		mA
STARTUP I _{CC}	ICC from PD high to oscillator stable.			1.8		mA
TX AVG I _{CC}	Average transmitter current consumption ^[13]			1.4		μA
RX I _{CC (PEAK)}	Current consumption during receive			57.7		mA
TX I _{CC (PEAK)}	Current consumption during transmit			69.1		mA
SYNTH SETTLE	Current consumption with Synthesizer on, No Transmit or Receive			28.7		mA

Notes:

7. It is permissible to connect voltages above V_{CC} to inputs through a series resistor limiting input current to 1 mA. This can't be done during power down mode. It is permissible to connect voltages above V_{CC} to inputs through a series resistor limiting input current to 1 mA. I AC timing not guaranteed.
 Human Body Model (HBM).
 Industrial temperature operating range.
 Commercial temperature operating range.
 It is permissible to connect voltages above V_{CC} to inputs through a series resistor limiting input current to 1 mA.
 Typ. values measured with V_{CC} = 3.0V @ 25°C
 Average I_{CC} when transmitting a 10-byte packet every 15 minutes using the WirelessUSB N:1 protocol.



AC Characteristics ^[14] 12.0

Table 12-1. SPI Interface^[16]

Parameter	Description	Min.	Тур.	Max.	Unit
t _{scк_cyc}	SPI Clock Period	476			ns
t _{SCK_HI} (BURST READ) ^[15]	SPI Clock High Time	238			ns
t _{scк_н}	SPI Clock High Time	158			ns
t _{SCK_LO}	SPI Clock Low Time	158			ns
t _{DAT_SU}	SPI Input Data Set-up Time	10			ns
t _{DAT_HLD}	SPI Input Data Hold Time	97 ^[16]			ns
t _{DAT_VAL}	SPI Output Data Valid Time	77 ^[16]		174 ^[16]	ns
t _{SS_SU}	SPI Slave Select Set-up Time before first positive edge of SCK ^[17]	250			ns
t _{SS_HLD}	SPI Slave Select Hold Time after last negative edge of SCK	80			ns




Figure 12-1. SPI Timing Diagram




Figure 12-2. SPI Burst Read Every 9th SCK HI Stretch Timing Diagram

Notes:

- AC values are not guaranteed if voltages on any pin exceed V_{CC}.
 This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only.
 For F_{OSC} = 13 MHz, 3.3V @ 25°C.
- 17. SCK must start low, otherwise the success of SPI transactions are not guaranteed.



Table 12-2. DIO Interface

Parameter	Description	Min.	Тур.	Max.	Unit
Transmit					1
t _{TX_DIOVAL_SU}	DIOVAL Set-up Time	2.1			μs
t _{TX_DIO_SU}	DIO Set-up Time	2.1			μs
t _{TX_DIOVAL_HLD}	DIOVAL Hold Time	0			μs
t _{TX_DIO_HLD}	DIO Hold Time	0			μs
t _{TX_IRQ_HI}	Minimum IRQ High Time – 32 chips/bit DDR		8		μs
	Minimum IRQ High Time – 32 chips/bit		16		μs
	Minimum IRQ High Time – 64 chips/bit		32		μs
t _{TX_IRQ_LO}	Minimum IRQ Low Time – 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time – 32 chips/bit		16		μs
	Minimum IRQ Low Time – 64 chips/bit		32		μs
Receive		i			
t _{RX_DIOVAL_VLD}	DIOVAL Valid Time – 32 chips/bit DDR	-0.01		6.1	μs
	DIOVAL Valid Time – 32 chips/bit	-0.01		8.2	μs
	DIOVAL Valid Time – 64 chips/bit	-0.01		16.1	μs
t _{RX_DIO_VLD}	DIO Valid Time – 32 chips/bit DDR	-0.01		6.1	μs
	DIO Valid Time – 32 chips/bit	-0.01		8.2	μs
	DIO Valid Time – 64 chips/bit	-0.01		16.1	μs
t _{RX_IRQ_HI}	Minimum IRQ High Time – 32 chips/bit DDR		1		μs
	Minimum IRQ High Time – 32 chips/bit		1		μs
	Minimum IRQ High Time – 64 chips/bit		1		μs
t _{RX_IRQ_LO}	Minimum IRQ Low Time – 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time – 32 chips/bit		16		μs
	Minimum IRQ Low Time – 64 chips/bit		32		μs




Figure 12-3. DIO Receive Timing Diagram




Figure 12-4. DIO Transmit Timing Diagram



12.1 **Radio Parameters**

Table 12-3. Radio Parameters

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
RF Frequency Range	Note 18	2.400		2.483	GHz
Radio Receiver (T = 25 $^{\circ}$ C, V _{CC} = 3.3V, fosc = 13.000 MHz ± 2 ppm, X1	3OUT off, 64 chips/bit, Threshold Lo	ow = 8, Th	reshold H	gh = 56, BEI	R <u><</u> 10 ^{−3})
Sensitivity		-86	-95		dBm
Maximum Received Signal		-20	-7		dBm
RSSI value for PWR _{in} >40 dBm			28–31		
RSSI value for PWR _{in} < –95 dBm			0–10		
Receive Ready ^[19]				35	μs
Interference Performance					
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = –60 dBm		6		dB
Adjacent (1 MHz) channel selectivity C/I 1 MHz	C = –60 dBm		-5		dB
Adjacent (2 MHz) channel selectivity C/I 2 MHz	C = –60 dBm		-33		dB
Adjacent (<u>></u> 3 MHz) channel selectivity C/I <u>></u> 3 MHz	C = –67 dBm		-45		dB
Image ^[20] Frequency Interference, C/I Image	C = –67 dBm		-35		dB
Adjacent (1 MHz) interference to in-band image frequency, C/I image ±1 MHz	C = –67 dBm		-41		dB
Out-of-Band Blocking Interference Signal Frequency					
30 MHz–2399 MHz except (FO/N & FO/N±1 MHz) ^[21]	C = –67 dBm		-22		dBm
2498 MHz–12.75 GHz, except (FO*N & FO*N±1 MHz) ^[21]	C = –67 dBm		-21		dBm
Intermodulation	C = –64 dBm ∆f = 5,10 MHz		-32		dBm
Spurious Emission					
30 MHz–1 GHz				-57	dBm
1 GHz-12.75 GHz except (4.8 GHz-5.0 GHz)				-54	dBm
4.8 GHz–5.0 GHz				-40 [22]	dBm
Radio Transmitter (T = 25 $^{\circ}$ C, V _{CC} = 3.3V, fosc = 13.000 MHz ± 2 ppm)				
Maximum RF Transmit Power	PA = 7	-5	-0.4		dBm
RF Power Control Range			28.6		dB
RF Power Range Control Step Size	seven steps, monotonic		4.1		dB
Frequency Deviation	PN Code Pattern 10101010		270		kHz
Frequency Deviation	PN Code Pattern 11110000		320		kHz
Zero Crossing Error			±75		ns
Occupied Bandwidth	100-kHz resolution bandwidth, –6 dBc	500	860		kHz
Initial Frequency Offset			±50		kHz
In-band Spurious					
Second Channel Power (±2 MHz)			-45	-30	dBm
<u>></u> Third Channel Power (<u>></u> 3 MHz)			-52	-40	dBm
Non-Harmonically Related Spurs					
30 MHz–12.75 GHz				-54	dBm
Harmonic Spurs					1
Second Harmonic				-28	dBm
Third Harmonic				-25	dBm
Fourth and Greater Harmonics			1	-42	dBm

Subject to regulation.
 Max. time after receive enable and the synthesizer has settled before receiver is ready.
 Image frequency is +4 MHz from desired channel (2 MHz low IF, high side injection).
 FO = Tuned Frequency, N = Integer.
 Antenna matching network and antenna will attenuate the output signal at these frequencies to meet regulatory requirements.



12.2 **Power Management Timing**

Table 12-4. Power Management Timing (The values below are dependent upon oscillator network component sele	ection)[27]
--	-------------

Parameter	Description	Conditions	Min.	Тур	Max.	Unit
t _{PDN_X13}	Time from PD deassert to X13OUT			2000		μs
t _{SPI_RDY}	Time from oscillator stable to start of SPI transactions		1			μs
t _{PWR_RST}	Power On to RESET deasserted	V _{CC} @ 2.7V	1300			μs
t _{RST}	Minimum RESET asserted pulse width		1			μs
t _{PWR_PD}	Power On to PD deasserted ^[23]		1300			μs
t _{WAKE}	PD deassert to clocks running ^[24]			2000		μs
t _{PD}	Minimum PD asserted pulse width		10			μs
t _{SLEEP}	PD assert to low power mode			50		ns
t _{WAKE_INT}	PD deassert to IRQ ^[25] assert (wake interrupt) ^[26]			2000		μs
t _{STABLE}	PD deassert to clock stable	to within ±10 ppm		2100		μs
t _{STABLE2}	IRQ assert (wake interrupt) to clock stable	to within ±10 ppm		2100		μs




Figure 12-5. Power On Reset/Reset Timing




Figure 12-6. Sleep / Wake Timing


Notes:


- 23. 24.
- The $\overline{\text{PD}}$ pin must be asserted at power up to ensure proper crystal startup. When X13OUT is enabled. Both the polarity and the drive method of the IRQ pin are programmable. See page 10 for more details. Figure 12-6 illustrates default values for the Configuration 25.
- register (Reg 0x05, bits 1:0). A wakeup event is triggered when the PD pin is deasserted. Figure 12-6 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register (Reg 0x1C, bit 0=1). Measured with CTS ATXN6077A crystal. 26.
- 27.




CYWUSB6935

12.3 Typical Operating Characteristics










Document #: 38-16008 Rev. *D












12.4 AC Test Loads and Waveforms for Digital Pins





13.0 Ordering Information

Part Number	Radio	Package Name	Package Type	Operating Range
CYWUSB6935-48LFXI	Transceiver	48 QFN	48 Quad Flat Package No Leads Lead-Free	Industrial
CYWUSB6935-48LFXC	Transceiver	48 QFN	48 Quad Flat Package No Leads Lead-Free	Commercial



14.0 Package Description




Figure 14-1. 48-pin Lead-Free QFN 7 × 7 mm LY48

The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 209 mils \times 209 mils (width x length).

This document is subject to change, and may be found to contain errors of omission or changes in parameters. For feedback or technical support regarding Cypress WirelessUSB products please contact Cypress at www.cypress.com. WirelessUSB, PSoC, and enCoRe are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Downloaded from Elcodis.com



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	207428	See ECN	TGE	New data sheet
*A	275349	See ECN	ΖТК	Updated REG_DATA_RATE (0x04), 111 - Not Valid Changed AVCC annotation to VCC Removed SOIC package option Corrected <i>Figure 3-1</i> , <i>Figure 6-1</i> and <i>Figure 6-2</i> Updated ordering information section Added <i>Table 4-1</i> Internal PA Output Power Step Table Corrected <i>Figure 14-1</i> caption Updated Radio Parameters Added commercial temperature operating range in section 10 Updated average transmitter current consumption number
*В	291015	See ECN	ZTK	Added t _{STABLE2} parameter to <i>Table 12-4</i> and <i>Figure 12-6</i> Removed Addr 0x01 and 0x02–unused
*C	335774	See ECN	TGE	Corrected Figure 6-1 - swap RFIN / RFOUT Corrected REG_CONTROL - bit 1 description Added Section 12.3 - Typical Operating Characteristics
*D	391311	See ECN	TGE	Added receive ready parameter to Table 12-3