

# 1.0 Features

D/633/3 March 1996 Provisional Issue

- Worldwide Tone Compatibility
- Single and Dual Tones Detected
- Special US Busy-Detect Output
- Special Voice-Detect Output
- Wide Dynamic Signal Range
- Low Voltage Operation
- Standard 8-Pin DIP Package
- Standard 3.58MHz Xtal



# 1.1 Brief Description

The FX633 detects the audible tone signals used by most of the world's Telecom Systems to indicate Dial, Ringing, Busy and other conditions found when placing a call. Detection of these call progress stages is essential to the proper operation of automatic calling products.

The FX633 adds new features to Call Progress monitoring. It detects and indicates separately the "US Busy" tones, reducing the need to measure "tone cadence" to identify "US Busy". It detects and separately indicates "Voice" and other signals from Call Progress tones, reducing voice-falsing and adding voice-answer as a connection prompt.

The FX633 uses the latest signal processing techniques to provide these advantages. It is a low cost, low power product with superior performance. It is available in the industry standard package.

## CONTENTS

Section	Page
1.0 Features	1
1.1 Brief Description	1
1.2 Block Diagram	
1.3 Signal List	4
1.4 External Components	5
<b>1.5 General Description</b> 1.5.1 Overall Function 1.5.2 Glossary 1.5.3 Block Diagram 1.5.4 Decode Output	on Description 6   Description 7   t Truth Table 7
1.6 Application Notes 1.6.1 General	<b>7</b> 
<b>1.7 Performance Specificat</b> 1.7.1 Electrical Perfo 1.7.2 Packaging	ion

# 1.2 Block Diagram



Figure 1 Block Diagram

© 1996 Consumer Microcircuits Limited

# 1.3 Signal List

Package D4	Package P1	Signa	I	Description
Pin No.	Pin No.	Name	Туре	
2	1	XTAL/CLOCK	I/P	The input to the on-chip oscillator, for external Xtal circuit or clock.
3	2	XTALN	O/P	The inverted output of the on-chip oscillator.
5	3	ENABLE	I/P	A logic "0" pulse of at least 1µs applied to this input resets the decoder circuits and forces both DETECT1 and DETECT2 outputs to a logic "0".
7	4	DETECT1	O/P	When a call progress signal is detected, this output goes to a logic "1".
10	5	SIGIN	I/P	Signal input. Signals to this pin should be ac coupled. The dc bias of this pin is set internally.
12	6	V <sub>SS</sub>	Power	The negative supply rail (ground).
13	7	DETECT2	O/P	This output is used in conjunction with DETECT1.
				When DETECT1 is at a logic "1", this output goes to a logic "1" if a Call Progress High Band signal is detected.
				When DETECT1 is at a logic "0", this output goes to a logic "1" if a Non Call Progress signal is detected.
15	8	V <sub>DD</sub>	Power	The positive supply rail. This pin should be decoupled to $V_{\mbox{SS}}$ by a capacitor.
1, 4, 6, 8, 9, 11, 14, 16		NC		Internal Connection. Do not make any connection to these pins.

Notes: I/P = Input O/P = Output

# 1.4 External Components



**Typical Values:** 

R1	1MΩ ± 10%
C1	33pF ± 20%
C2	33pF ± 20%
C3	1nF ± 20% at 5V, 560pF ± 20% at 3.3V.
C4	0.1µF ± 20%
X1	3.579545MHz (refer to Section 1.7.1)

## Figure 2 Recommended External Components

## 1.5 General Description

### 1.5.1 Overall Function Description

The FX633 Call Progress Tone Detector uses different tone detection methods from those commonly found with other products.

Many traditional devices use a bandpass filter followed by an energy detector. The filter is usually designed to pass input signals with a frequency between about 300Hz and 700Hz, and the amplitudes of signals in this range are then checked against a level threshold. Any signal of acceptable level in this frequency band is classed as a Call Progress tone, including signals due to speech and noise. False outputs caused by speech are a common feature with these products, and background noise may lead to a stuck "detect" output.

The FX633, by contrast, uses a stochastic signal processing technique based on analysis in both the frequency and time domain, with signal amplitude forming a small part in the decision process. This analysis includes checks on whether the signal has a "profile" which matches international standards for Call Progress tones, or a profile more likely to match that of speech, noise or other non-call-progress signals. It also adds checks on whether tones which include frequencies corresponding with the "US Busy" signals have been detected.

The following Glossary, and the Decode Truth Table in section 1.5.4, provide a simple explanation of the decoding functions and features offered by the FX633.

### 1.5.2 Glossary

**Call Progress Tones:** The single and dual frequency tones in the range 350Hz to 620Hz specified widely for call progress signalling.

**Call Progress Band:** The nominal range 340Hz to 650Hz within which the FX633 will detect Call Progress tones. The detection algorithm requires that the tones have the characteristics typical of Call Progress Tones.

**Call Progress Low Band:** The nominal range 340Hz to 490Hz. The FX633 will detect single or dual tones falling entirely within this range as Call Progress Low Band tones.

**Call Progress High Band:** The nominal range 600Hz to 650Hz. Single tones in this range, or dual tones having a material frequency component within this range (e.g. 480 + 620Hz), are detected as Call Progress High Band tones.

**Non Call Progress Signal:** A signal falling within the nominal range (a) 200Hz to 800Hz, but NOT within the Call Progress Band, or (b) within the nominal range 200Hz to 800Hz, but NOT meeting the DETECTION REQUIREMENTS when the signal falls in the Call Progress Band.

Subject to the duration and other characteristics of such signals, the FX633 will usually interpret these as a Non Call Progress Signal (e.g. speech or other signal activity).

**Minimum Input Signal:** The minimum signal level for the specified tone decoding performance. The lower level at which absence of an input signal will be registered is not specified.

**No Signal:** A signal falling outside the nominal range 120Hz to 900Hz or the absence of an input signal. Either will be detected as a No Signal condition.

**Nominal:** Subject to dynamic tolerances within the signal analysis process. Absolute values are not material or adverse to performance.

### 1.5.3 Block Diagram Description

(reference Figure 1)

#### Slicer

The input signal to the slicer is amplified by a self-biased inverting amplifier. The dc bias of this input is internally set at  $\frac{1}{2}V_{DD}$ .

### Signal Analyser

The frequency range, quality and consistency of the input signal is analysed by this functional block. To be classified as a call progress signal the input signal frequencies should lie between 340Hz and 650Hz. The signal to noise ratio must be 16dB or greater. The signal must be consistent over a period of about 140 ms. These decode criteria are continuously monitored and the assessment is updated every 7 ms, reference Figure 3.

The analyser samples the call progress signal at 9.3kHz; so care should be taken to avoid high frequency signals (e.g. 18kHz) aliasing into the call progress band.

### **Control Logic**

This block categorises the nature of the signal into various decoded output states and controls the two output pins. See the Decode Output Truth Table in section 1.5.4.

### **Xtal/Clock Oscillator**

If the on-chip Xtal oscillator is to be used, then external components X1, R1, C1 and C2 are required. If an external clock source is to be used, then it should be connected to the XTAL/CLOCK input pin and the XTALN pin should be left unconnected.

DETECT2	DETECT1	CONDITIONS
0	0	No Signal
0	1	Call Progress Low Band: Will detect 350+440, 400+450, 440+480, 400, 425, 440, and 450Hz tones
1	1	Call Progress High Band: Will detect 480+620, 600 and 620Hz tones
1	0	Non Call Progress signal, e.g. Voice Activity

## 1.5.4 Decode Output Truth Table

Note that DETECT1 responds to the whole range of call progress tones from 340Hz to 650Hz.

## 1.6 Application Notes

### 1.6.1 General

On power-up, a logic "0" at the ENABLE input may be used to disable and initialise the device.

© 1996 Consumer Microcircuits Limited

# 1.7 Performance Specification

# 1.7.1 Electrical Performance

## Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )	-0.3	7.0	V
Voltage on any pin to V <sub>SS</sub>	-0.3	V <sub>DD</sub> + 0.3	V
Current into or out of V <sub>DD</sub> and V <sub>SS</sub> pins	-30	+30	mA
Current into or out of any other pin	-20	+20	mA

P1 Package	Min.	Max.	Units
Total Allowable Power Dissipation at Tamb = 25°C		800	mW
Derating		13	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

D4 Package	Min.	Max.	Units
Total Allowable Power Dissipation at Tamb = 25°C		800	mW
Derating		13	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

### **Operating Limits**

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )		3.0	5.5	V
Xtal Frequency		3.57	3.59	MHz

#### **Operating Characteristics**

For the following conditions unless otherwise specified:

Xtal Frequency = 3.579545MHz, S/N = 16 dB, Noise Bandwidth = 5 kHz, V<sub>DD</sub> = 3.3V to 5.0V, Tamb = -40°C to +85°C. 0dB = 775mVrms.

	Notes	Min	Tvn	Мах	Units
DC Parameters	110103		· yp.	max.	Units
	4		0.5	1.0	A
$I_{DD}$ (ENABLE = 1) ( $V_{DD}$ = 5.0V)	1		0.5	1.0	mA
$I_{DD}$ (ENABLE = "1") ( $V_{DD}$ = 3.3V)	1		0.3	0.7	mΑ
AC Parameters SIGIN pin					
Input Impedance	2		0.35		MΩ
Minimum Input Signal Level	3		-40		dB
Input Signal Dynamic Range	3	40			dB
Signal to Noise Ratio	-	16			dB
Vtol/Clock Input					
		10			
High Pulse Width	4	40			ns
'Low' Pulse Width	4	40			ns
Input Impedance (at 100Hz)		10			MΩ
Gain (I/P = 1mV rms at 100Hz)		20			dB
Logic Interface					
Input Logic "1" Level	5	80%			Vnn
Input Logic "0" Level	5			20%	Vpp
Input Leakage Current (Vin = 0 to $V_{PP}$ )	5	-5.0		+5.0	цА
Input Capacitance	5	-0.0	10.0	10.0	nF
Output Logio "1" Lovol (Lov = 120)	5	0.09/	10.0		ν
Output Logic T Level ( $I_{OH} = 120\mu$ A)	O C	90%		4.00/	V DD
Output Logic "U" Level ( $I_{OL} = 360\mu$ A)	6			10%	VDD

Notes:

1. Not including any current drawn from the device pins by external circuitry.

2. Small signal impedance over the frequency range 100Hz to 2000Hz and at 5.0V.

3. The input level is not critical as the detector uses a stochastic algorithm.

4. Timing for an external input to the XTAL/CLOCK pin.

5. ENABLE pin.

6. DETECT1 and DETECT2 pins.

### 1.7.1 Electrical Performance (continued)



Figure 3 Timing Diagram: Call Progress Tone(s)



Figure 4 Timing Diagram: Non Call Progress Signal

<sup>© 1996</sup> Consumer Microcircuits Limited

## 1.7.1 Electrical Performance (continued)





For the following conditions unless otherwise specified:

Xtal Frequency = 3.579545MHz, V<sub>DD</sub> = 3.3V to 5.0V, Tamb = -40°C to +85°C, S/N = 20dB.

		Notes	Min.	Тур.	Max.	Units
Signal Timings (ref. Figures 3, 4 and 5)						
t <sub>l</sub>	Burst Length Ignored				70	ms
tL	Burst Length Detected		145			ms
t <sub>GI</sub>	Call Progress Tone Gap Length Ignored	7			20	ms
t <sub>GD</sub>	Call Progress Tone Gap Length Detected	7	40			ms
t <sub>RP</sub>	Call Progress Tone Response Time				145	ms
t <sub>DRP</sub>	Call Progress Tone De-response Time				145	ms
t <sub>GDR</sub>	Gap Detected Recorded	8	6			ms
t <sub>NG</sub>	Non Call Progress Signal Gap Length Ignored	9		80		ms
t <sub>NRP</sub>	Non Call Progress Signal Response Time		145			ms
t <sub>DNRP</sub>	Non Call Progress signal De-response Time			80		ms
t <sub>CH</sub>	State Change		0			ms

Notes:

- 7. Only applies to bursts of the same frequency.
- 8. To acknowledge a short tone gap  $\ge$  40 ms, No Signal is indicated for a minimum of 6ms.
- 9. If the gap > 90 ms, a No Signal state will be decoded.

#### 1.7.2 Packaging



Angles in degrees





Figure 7 D4 Mechanical Outline: Order as part no. FX633D4

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.





# **CML Product Data**

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (*Consumer Microcircuits Limited (UK), MX-COM, Inc (USA) and CML Microcircuits (Singapore) Pte Ltd)* have undergone name changes and, whilst maintaining their separate new names (*CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd*), now operate under the single title **CML Microcircuits**.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

# **CML Microcircuits Product Prefix Codes**

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

Company contact information is as below:



Oval Park, Langford, Maldon, Essex, CM9 6WG, England Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 uk.sales@cmlmicro.com www.cmlmicro.com



COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road, Winston-Salem, NC 27105, USA Tel: +1 336 744 5050, 0800 638 5577 Fax: +1 336 744 5054 us.sales@cmlmicro.com www.cmlmicro.com



No 2 Kallang Pudding Road, 09-05/ 06 Mactech Industrial Building, Singapore 349307 Tel: +65 7450426 Fax: +65 7452917 sg.sales@cmlmicro.com www.cmlmicro.com

D/CML (D)/1 February 2002