## FEATURES

IQ Modulator with Integrated Fractional-N PLL
Output frequency range: $1200 \mathbf{M H z}$ to $\mathbf{2 4 0 0} \mathbf{~ M H z}$
Internal LO Frequency Range: 1550 MHz to 2150 MHz
Output P1dB: +14 dBm
Output IP3: +29 dBm
Noise Floor: -158 dBm/Hz
Baseband Modulation bandwidth: $\mathbf{5 0 0} \mathbf{~ M H z}$ (3 dB)
SPI Serial Interface for PLL Programing
Power Supply: +5 V / 210 mA
40 Pin 6 mm X 6 mm LFCSP

## GENERAL DESCRIPTION

The ADRF6702 TxMod is an IQ modulator with integrated PLL and VCO. The PLL/Synthesizer uses a Fractional-N PLL to generate a $2^{\star} \mathrm{F}_{\text {Lo }}$ input to the I-Q modulator. The PLL reference input is supported from 12 MHz to 160 MHz . The phase detector output controls a chargepump whose output is integrated in an off-chip loop-filter. The loop filter output is then applied to an integrated VCO. The VCO output at $2^{*} \mathrm{~F}_{\text {LO }}$ is then applied to a quadrature divider as well as to a programmable divider. The programmable divider is controlled by a sigma-delta modulator (SDM). The I-Q modulator has analog I + Q inputs which can be at baseband or optionally at a complex IF up to 200 MHz

| Part \# | Internal LO <br> Range | $+/-3 \mathrm{~dB} \mathrm{RF}$ <br> Out Balun <br> Range | $+/-1 \mathrm{~dB} \mathrm{RF}$ <br> Out Balun <br> Range |
| :--- | :--- | :--- | :--- |
| ADRF6701 | 750 MHz <br> 1160 MHz | 400 MHz <br> 1300 MHz | 550 MHz <br> 1000 MHz |
| ADRF6702 | 1550 MHz |  |  |
| 2150 MHz | 1200 MHz <br> 2400 MHz | 1550 MHz <br> 2200 MHz |  |
| ADRF6703 | 2100 MHz | 1600 MHz | 1900 MHz |
| 2600 MHz | 2600 MHz | 2400 MHz |  |
| ADRF6704 | 2500 MHz | 2200 MHz | 2400 MHz |
| 2900 MHz | 3000 MHz | 2800 MHz |  |

The modulator mixes the I-Q inputs from the analog inputs with the quadrature LO from the quadrature divider. The differential output is converted to a single-ended output intended to drive a 50 -Ohm load with good output returnloss characteristics.

The ADRF6702 TxMod is fabricated using an advanced silicon-germanium BiCMOS. It is available in a 40-lead, exposed-paddle, Pb -free, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP package.
Performance is specified over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


Figure 1. Block Diagram

Rev. PrE
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Analog Devices. Trademarks and registered trademarks are the property of their respective

## SPECIFICATIONS

VDD $=5 \mathrm{~V}$; Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25^{\circ} \mathrm{C}$; $\mathrm{I} / \mathrm{Q}$ inputs $=1.4 \mathrm{~V}$ p-p differential sine waves in quadrature on a 500 mV dc bias; $\mathrm{FREF}=$ 76.8 MHz, Modulator Baseband Frequency $=1 \mathrm{MHz}$, Output Frequency $=1800 \mathrm{MHz}$, unless otherwise noted.

Table 1.


## Preliminary Technical Data

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PHASE NOISE <br> Normalized In-Band Phase Noise Floor Integrated Phase Noise <br> Frequency Settling <br> Phase Detector Frequency | Frequency $=1200$ to 2400 MHz , PFD Frequency= 30.72 <br> MHz or 38.4 MHz <br> @ 1 kHz to 10 kHz offset <br> @ 100 kHz offset <br> @ 500 kHz offset <br> @ 1 MHz offset <br> @ 5 MHz offset <br> @ 10 MHz offset <br> @ 20 MHz offset <br> 1 KHz to 10 MHz integration bandwidth | 20 | $\begin{gathered} -90 \\ -107 \\ -127 \\ -135 \\ -149 \\ -156 \\ -162 \\ \text { TBD } \\ 0.5 \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ 2 \\ 40 \end{gathered}$ | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> ms <br> MHz |
| REFERENCE CHARACTERISTICS <br> REFIN Input Frequency <br> REFIN Input Capacitance <br> REFIN Input Current REFOUT Output Swing <br> REFOUT Duty Cycle | REFIN, REFOUT $\begin{aligned} & \text { Load } \leq 5 \mathrm{pF}(\text { REFIN }=76.8 \mathrm{MHz}), \text { Load } \leq 10 \mathrm{pF}(\text { REFIN }= \\ & 38.4 \mathrm{MHz}) \end{aligned}$ | $\begin{gathered} 12 \\ 0.25 \\ 45 \end{gathered}$ |  | $\begin{gathered} 160 \\ 4 \\ \pm 100 \\ 2.7 \\ \\ 55 \end{gathered}$ | MHz <br> pF <br> $\mu \mathrm{A}$ <br> V <br> \% |
| CHARGE PUMP Pump Current Output Compliance Range | Programmable to 250uA, 500uA, 750 uA , 1000uA |  | $500$ | 2.8 | uA Volts |
| LOGIC INPUTS <br> $\mathrm{V}_{\text {INH, }}$ Input High Voltage Vinl, Input Low Voltage linh/linL, Input Current Cin, Input Capacitance | CLK, DATA, LE | $\begin{gathered} 1.4 \\ 0 \end{gathered}$ | $\begin{gathered} \pm \text { TBD } \\ \text { TBD } \\ \hline \end{gathered}$ | $\begin{aligned} & 3.3 \\ & 0.7 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pF} \\ \hline \end{gathered}$ |
| POWER SUPPLIES <br> Voltage Range Supply Current | Pins VDD <br> PLL only <br> Normal Tx Mode <br> Tx Mode with LO Buffer Enabled <br> Power Down Mode | 4.75 | $\begin{gathered} 5 \\ 80 \\ 210 \\ 260 \\ 100 \\ \hline \end{gathered}$ | 5.25 | V <br> mA <br> mA <br> mA <br> uA |

## ADRF6702

## TIMING CHARACTERISTICS

Table 3.

| Parameter | Limit | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 20 | ns min | LE to CLK Setup Time |
| $\mathrm{t}_{2}$ | 10 | ns min | DATA to CLOCK Setup Time |
| $\mathrm{t}_{3}$ | 10 | ns min | DATA to CLOCK Hold Time |
| $\mathrm{t}_{4}$ | 25 | ns min | CLOCK High Duration |
| $\mathrm{t}_{5}$ | 25 | ns min | CLOCK Low Duration |
| $\mathrm{t}_{6}$ | 10 | ns min | CLOCK to LE Setup Time |
| $\mathrm{t}_{7}$ | 20 | ns min | LE Pulse Width |



Figure2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage VCC, VCCbb, VCCrf | -0.5 to 6 V |
| Digital I/O CLK, DATA, LE | -0.3 to 3.3 V |
| IBBP, IBBN, QBBP, QBBN | TBD V |
| $\theta_{\text {JA (Exposed Paddle Soldered Down) }}^{\text {Maximum Junction Temperature }}$ | TBD ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |


#### Abstract

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



Figure 3. Block Diagram

Table 5. Pin Function Descriptions


## THEORY OF OPERATION

The ADRF6702 integrates a high performance IQ modulator with a state of the art fractional-N PLL. The PLL also integrates a low noise VCO. The programmable SPI port allows the user to control the fractional-N PLL functions and the modulator optimization functions as well as allowing for an externally applied LO or VCO.

The quadrature modulator core within the ADRF670X family is the next generation of industry leading family of modulators from Analog Devices. The baseband inputs are converted to currents and then mixed to RF using high-performance NPN transistors. The mixer output currents are transformed to a single-ended RF output using an integrated RF transformer balun. The high performance active mixer core, coupled with the low-loss RF transformer balun results in an exceptional OIP3 and OP1dB, with a very low output noise floor for excellent dynamic range. The use of a passive transformer balun rather than an active output stage leads to an improvement in OIP3 with no sacrifice in noise floor. Over the specified frequency range the four devices in the ADRF670X typically provide RF output P1dB of 15 dBm , OIP3 of 30 dBm , and RF output noise floor of $-158 \mathrm{dBm} / \mathrm{Hz}$. Typical image rejection under these conditions is 40 dB with no additional I and Q gain compensation.

The fractional divide function of the PLL allows the frequency multiplication value from REFIN to LO Out to be a fractional value rather than restricted to an integer as in traditional PLLs. In operation, this multiplication value is INT+(FRAC/MOD) where INT is the integer value, FRAC is the fractional value and MOD is the modulus value, all programmable via the SPI port. In previous frac-N PLL designs, the fractional multiplication was achieved by periodically changing the fractional value in a deterministic way. The down side of this was often spurious components close to the fundamental signal. In the ADRF670x family, a sigma-delta modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

## BASIC CONNECTIONS FOR OPERATION

The device's seven power supply pins should be individually decoupled using 1000 pF and $0.1 \mu \mathrm{~F}$ capacitors located as close as possible to the device. In additional, internal decoupling nodes (labeled DECL) should be decoupled with the capacitor values shown.

The four IQ inputs should be driven with a bias level of 500 mV . A peak-to-peak differential swing on the $I$ and $Q$ inputs of 1 V (0.353 Vrms for a sinewave input) results in a single sideband output power of +4 dBm . The I and Q inputs are high impedance and should normally be terminated with resistors to provide an appropriate match to the baseband filter which immediately precedes the IQ modulator in the signal chain.


Figure 4. Basic Connections for Operation

## DEVICE PROGRAMMING

Device programming is effected using a three pin SPI port. The description of timing requirements for the SPI port is given in Figure 2. There are eight programmable registers, each with 24 bits, controlling the operation of the device. The register functions can be broken down as follows;

Register 0 - Integer control for the PLL.
Register 1 - Modulus control for PLL.
Register 2 - Fractional control for PLL.
Register 3 - Sigma Delta Function
Register 4 - PLL Charge pump, PFD, reference path control
Register 5 - LO path and modulator control
Register 6 - VCO controls and VCO enable functions
Register 7 - Modulator bias enable, external VCO enable
Note - The PLL has internal calibration that must be run when the device is programmed with a given frequency. This calibration is automatically run whenever registers 0,1 , or 2 are programmed. Because the other registers affect PLL performance, the lower three registers should always be programmed last, preferably in the order $0,1,2$.
Software is available on the Analog Devices website (www.analog.com) that allows easy programming from a PC running Windows XP ${ }^{\text {TM }}$.

## REGISTER 0 INTEGER DIVIDE CONTROL

With R0[2:0] set to 000, the on-chip integer divide control register is programmed as shown in figure 39.

## INTEGER DIVIDE RATIO

The integer divide ratio is used to set the INT value in Equation 1. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency. The VCO frequency ( $\mathrm{Fvco}^{\text {) equation is: }}$

$$
\begin{equation*}
\mathrm{F}_{\mathrm{VCO}}=2 \times \mathrm{f}_{\mathrm{PFD}} \times(\mathrm{INT}+(\mathrm{FRAC} / \mathrm{MOD})) \tag{1}
\end{equation*}
$$

## Where:

Fvco is the output frequency of the internal VCO.
INT is the preset integer divide ratio value ( 24 to 119 in fractional mode).
MOD is the preset fractional modulus ( 1 to 2047).
FRAC is the preset fractional divider ratio value ( 0 to MOD-1).

## DIVIDE MODE

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the RF VCO output frequency ( $\mathrm{F}_{\mathrm{vco}}$ ) is calculated using the following equation:

$$
\begin{equation*}
\mathrm{F}_{\mathrm{VCO}}=2 \times \mathrm{f}_{\mathrm{PFD}} \times(\mathrm{INT}) \tag{2}
\end{equation*}
$$

where INT is the integer divide ratio value ( 21 to 123 in integer mode).


Figure 5. Integer Divide Control Register (RO)


Figure 6. Modulus Divide Control Register (R1)

## REGISTER 1—MODULUS DIVIDE CONTROL

With R1[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in figure 40.

The MOD value is the preset fractional modulus ranging from 1 to 2047 .

|  |  |  |  |  |  |  |  |  |  | Fractional Divide Ratio |  |  |  |  |  |  |  |  |  |  | Control Bits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FD10 | FD9 | FD8 | FD7 | FD6 | FD5 | FD4 | FD3 | FD2 | FD1 | FD0 | C3(0) | C2(1) | C1(0) |


| FD10 | FD9 | FD8 | FD7 | FD6 | FD5 | FD4 | FD3 | FD2 | FD1 | FD0 | Fractional Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ( 0 | 768 default) |
| - | - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - | - |
| Fractional Value must be less than Modulus |  |  |  |  |  |  |  |  |  |  | <MDR |

Figure 7. Fractional Divide Control Register (R2)

## REGISTER 2—FRACTIONAL DIVIDE CONTROL

With R2[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in figure 41.


Figure 8. Sigma Delta Modulator Dither Control Register (R3)

## REGISTER 3—SIGMA DELTA MODULATOR DITHER CONTROL

With R3[2:0] set to 011, the on-chip sigma delta modulator dither control register is programmed as shown in figure 42.

The dither restart value can be programmed from 0 to $2^{17}-1$, though a value of 1 is typically recommended.

## REGISTER 4-CHARGE PUMP, PFD AND REFERENCE PATH CONTROL

With R4[2:0] set to 100, the on-chip Charge Pump, PFD and Reference Path Control register is programmed as shown in figure 43.

The charge pump current is controlled by the base charge pump current ( $\mathrm{I}_{\mathrm{CP}, \mathrm{BASE}}$ ), and the value of the charge pump current multiplier (Icp,Mult).

The base charge pump current can be set using an internal or external resistor (according to DB18 of Register 4). When using an external resistor, the value of $\mathrm{I}_{\text {CPBASE }}$ can be varied according to the following table.

$$
R_{S E T}[\Omega]=\left[\frac{217.4 \times I_{C P, B A S E}}{250}\right]-37.8
$$

The actual charge pump current can be programmed to be a multiple ( $1,2,3,4$ ) of the charge pump base current. The multiplying value ( $\mathrm{I}_{\text {ср,мйt }}$ ) is equal to 1 plus the value of bits DB11 and DB10 in register 4.

The PFD phase offset multiplier ( $\theta_{\text {PFD,OFs }}$ ), which is set by bits DB16-DB12 of Register 4, will cause the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-CP transfer function and can improve fractional spurs. The magnitude of the phase offset is determined by the following equation:

$$
\mid \Delta \Phi \| \mathrm{deg}]=22.5 \frac{\theta_{\text {PFD }, \mathrm{OFS}}}{I_{C P, M U L T}}
$$

Finally, the phase offset can be either positive or negative depending on the value of DB17 in register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by 2 X , $1 \mathrm{X}, 0.5 \mathrm{X}$, or 0.25 X . This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The ADRF6702 also provides a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode is to provide a lock-detect output to allow the user to verify when the PLL has locked to the target frequency. In addition, several other internal signals may be passed to the MUXOUT pin as described in figure 43.


Figure 9. Charge Pump, PFD, and Reference Path Control Register (R4)

## Preliminary Technical Data

ADRF6702

## REGISTER 5 LO PATH AND MODULATOR CONTROL

The modulator output or the complete modulator can be disabled using the modulator bias enable and modulator output enable addresses of register 5.

The LO port (pins LOP and LON) can be used to apply an external 2X LO (i.e. bypass internal PLL) to the IQ Modulator. A differential LO drive of 0 dBm is recommended for best LO suppression at the RF output. When using an external frequency stable local oscillator signal to commutate the mixer core it is possible to shut down the PLL circuitry through the PLL enable address of register 5.

The LO port can also be used as an output where a 2 X or 1 X LO can be brought out and used to drive another mixer. The nominial output power provided at the LO port is +3 dBm .

The LO port's mode of operation is determined by the status of the LOSEL pin ( 3.3 V logic) along with the settings in a number of internal registers.

Table 6. LO Port Configuration

| LON/LOP <br> Function | LOSEL | R5:DB3 <br> (LDRV) | R5:DB5 <br> (LDIV) | R5:DB4(LXL) |
| :---: | :---: | :---: | :---: | :---: |
| Input (2XLO) | 0 | 0 | X | 1 |
| Output (1XLO) | X | 1 | 0 | X |
| Output (1XLO) | 1 | X | 0 | X |
| Output (2XLO) | X | 1 | 1 | X |
| Output (2XLO) | 1 | X | 1 | X |

X = Don't Care

The device's internal VCO can also be bypassed. In this case, the charge pump output drives an external VCO through the loop filter. The loop is completed by routing the VCO in to the device through the LO Port.


Figure 10. LO Path and Modulator Control (R5)

## REGISTER 6 VCO CONTROL AND ENABLES

With R6[2:0] set to 110, the VCO Control and Enables register is programmed as shown in figure 16.

VCO band selection is normally selected based on BANDCAL calibration, though the user can directly select the VCO band using register 6. The VCO BS SRC determines whether the BANDCAL calibration will determine the optimum VCO tuning band, or if the external SPI interface will be used to select the VCO tuning band based on the value of the VCO Band Select.

The VCO amplitude can be controlled through register 6 . The VCO amplitude setting can be controlled between 0 and 31 decimal, with a default value of 31 .

The internal VCO can be disabled using register 6 . The internal VCO LDO can be disabled if an external clean 2.5 V supply is available to be applied to pins 9 and 16.
Additionally the 3.3 V on-board LDO can be disabled through register 6 and an external 3.3 V supply can be applied to pin 2 .

The internal charge pump can be disabled through register 6. Normally the charge pump will be enabled.

|  |  |  | Charge <br> Pump | $\begin{aligned} & \text { LDO } \\ & 3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VCO } \\ & \text { LDO } \end{aligned}$ | VCO <br> Enable | $\begin{array}{l\|} \hline \text { VCO } \\ \text { Switch } \end{array}$ | VCO Amplitude Setting |  |  |  |  |  | $\begin{array}{\|c\|} \hline \mathrm{VCO} \\ \mathrm{BS} \end{array}$ | VCO Band Select |  |  |  |  |  | Control Bits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | CPEN | L3EN | LVEN | VCOEN | vcosw | VC5 | VC4 | VC3 | VC2 | VC1 | VC0 | VBSRC | VBS5 | VBS4 | VBS3 | VBS2 | VBS1 | VBS0 | C3(1) | C2(1) | C1(0) |



Figure 11. VCO Control and Enable(R6)

## REGISTER 7 EXTERNAL VCO ENABLE

With R6[2:0] set to 111, the External VCO Control register is programmed as shown in figure 9.

The External VCO Enable bit allows the use of an external VCO in the PLL instead of the internal VCO. This can be advantageous in cases where the internal VCO is not capable of providing the desired frequency or where the internal VCO's
phase noise is higher than desired. By setting this bit (DB22) to 1 , and setting Register 6, bits DB15-DB10 to 0, the internal VCO is disabled, and the output of an external VCO can be fed into the part differentially on pins 38,37 (LOP,LON). Since the loop filter is already external, the output of the loop filter simply needs to be connected to the external VCO's tuning voltage pin.


Figure 12. VCO Control and Enable (R7)

## OUTLINE DIMENSIONS


©
©
N
Figure 13. 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ] $6 \times 6 \mathrm{~mm}$ Body, Very Thin Quad
(CP-40-1)
Dimensions shown in millimeters
Table 7. Ordering Guide

| Model | Temperature Range $\left({ }^{\circ} \mathbf{C}\right)$ | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADRF6702ACPZ ${ }^{1}$ | -40 to +85 | 40 -Lead Lead Frame Chip Scale Package | CP-40-1 |

${ }^{1} Z=$ RoHS Compliant Part

