

### FEATURES

- Serial data input: 10 Mbps to 2.7 Gbps**
- Exceeds ITU-T jitter specifications**
- Integrated limiting amplifier**
  - 5 mV sensitivity (ADN2817 only)**
- Adjustable slice level:  $\pm 100$  mV (ADN2817 only)**
- Patented dual-loop clock recovery architecture**
- Programmable LOS detect (ADN2817 only)**
- Integrated PRBS generator and detector**
- No reference clock required**
- Loss of lock indicator**
- Supports double data rate**
- Rate selectivity without the use of a reference clock**
- I<sup>2</sup>C interface to access optional features**
- Single-supply operation: 3.3 V**
- Low power**
  - 650 mW (ADN2817)**
  - 600 mW (ADN2818)**
- 5 mm  $\times$  5 mm 32-lead LFCSP**

### APPLICATIONS

- SONET OC-1, OC-3, OC-12, OC-48, and all associated FEC rates**
- Fibre Channel, 2 $\times$  Fibre Channel, GbE, HDTV, and others**
- WDM transponders**
- Regenerators/repeaters**
- Test equipment**

### GENERAL DESCRIPTION

The ADN2817/ADN2818 provide the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 10 Mbps to 2.7 Gbps. The ADN2817/ADN2818 automatically lock to all data rates without the need for an external reference clock or programming. All SONET jitter requirements are exceeded, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted for  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ambient temperature, unless otherwise noted.

This device, together with a PIN diode and a TIA preamplifier, can implement a highly integrated, low cost, and low power fiber optic receiver.

The ADN2817/ADN2818 have many optional features available through an I<sup>2</sup>C<sup>®</sup> interface. For example, the user can read back the data rate onto which the ADN2817 or ADN2818 is locked, or the user can set the device to lock only to one particular data rate if provisioning of data rates is required.

The ADN2817/ADN2818 are available in compact 5 mm  $\times$  5 mm, 32-lead, lead frame chip scale packages.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....	1	Jitter Tolerance.....	16
Applications.....	1	Theory of Operation .....	17
General Description .....	1	Functional Description.....	19
Functional Block Diagram .....	1	Frequency Acquisition.....	19
Specifications.....	3	Lock Detector Operation .....	19
Jitter Specifications .....	4	Harmonic Detector .....	20
Output and Timing Specifications .....	5	Limiting Amplifier (ADN2817 Only) .....	20
Absolute Maximum Ratings.....	7	Slice Level Adjust (ADN2817 Only).....	20
Thermal Characteristics .....	7	Loss of Signal (LOS) Detector (ADN2817 Only).....	20
ESD Caution.....	7	Squelch Mode .....	20
Pin Configuration and Function Descriptions.....	8	I <sup>2</sup> C Interface .....	21
Typical Performance Characteristics .....	10	Reference Clock (Optional) .....	21
I <sup>2</sup> C Interface Timing and Internal Register Description.....	12	Additional Features Available via the I <sup>2</sup> C Interface.....	23
Terminology .....	15	Applications Information .....	25
Input Sensitivity and Input Overdrive.....	15	PCB Design Guidelines .....	25
Single-Ended vs. Differential .....	15	DC-Coupled Application .....	27
LOS Response Time .....	15	Coarse Data Rate Readback Look-Up Table.....	28
Jitter Specifications .....	16	HI_CODE and LO_CODE Look-Up Table .....	30
Jitter Generation .....	16	Outline Dimensions .....	33
Jitter Transfer.....	16	Ordering Guide .....	33

## REVISION HISTORY

7/07—Revision 0: Initial Version

## SPECIFICATIONS

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0$  V,  $C_F = 0.47$   $\mu$ F, SLICEP = SLICEN = VEE, input data pattern: PRBS  $2^{23} - 1$ , unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
<b>QUANTIZER—DC CHARACTERISTICS</b>					
Input Voltage Range	@ PIN or NIN, dc-coupled	1.8		2.8	V
Peak-to-Peak Differential Input	PIN – NIN			2.0	V
Input Common-Mode Level	DC-coupled (see Figure 39, Figure 40, and Figure 41)	2.3	2.5	2.8	V
Differential Input Sensitivity	$2^{23} - 1$ PRBS, ac-coupled <sup>1</sup> , BER = $1 \times 10^{-10}$				
	ADN2817	10	5		mV p-p
	ADN2818	200			mV p-p
<b>QUANTIZER—AC CHARACTERISTICS</b>					
Data Rate		10		2700	Mbps
S11	@ 2.5 GHz		-15		dB
Input Resistance	Differential		100		$\Omega$
Input Capacitance			0.65		pF
<b>QUANTIZER—SLICE ADJUSTMENT</b>					
Gain	ADN2817 only SLICEP – SLICEN = $\pm 0.5$ V	0.10	0.11	0.13	V/V
Differential Control Voltage Input	SLICEP – SLICEN	-0.95		0.95	V
Control Voltage Range	DC level @ SLICEP or SLICEN	VEE		0.95	V
Slice Threshold Offset			$\pm 1$		mV
<b>LOSS OF SIGNAL DETECT (LOS)</b>					
Loss of Signal Detect Range (See Figure 6)	ADN2817 only $R_{Thresh} = 0 \Omega$ $R_{Thresh} = 100$ k $\Omega$	14.2		20.0	mV
		2.1		5.0	mV
Hysteresis (Electrical)					
OC-48	$R_{Thresh} = 0 \Omega$ $R_{Thresh} = 100$ k $\Omega$	6.2		8.2	dB
		4.7		7.7	dB
OC-1	$R_{Thresh} = 0 \Omega$ $R_{Thresh} = 10$ k $\Omega$	4.9		7.5	dB
		3.0		7.3	dB
LOS Assert Time	DC-coupled <sup>2</sup>		450		ns
LOS Deassert Time	DC-coupled <sup>2</sup>		500		ns
<b>LOSS OF LOCK DETECT (LOL)</b>					
VCO Frequency Error for LOL Assert	With respect to nominal		1000		ppm
VCO Frequency Error for LOL Deassert	With respect to nominal		250		ppm
LOL Response Time					
OC-48			1.0		$\mu$ s
OC-12			1.0		$\mu$ s
10 Mbps			500		$\mu$ s
<b>ACQUISITION TIME</b>					
Lock to Data Mode					
OC-48			1.3		ms
OC-12			2.0		ms
OC-3			3.4		ms
OC-1			9.8		ms
10 Mbps			40.0		ms
Optional Lock to REFCLK Mode			10.0		ms
<b>DATA RATE READBACK ACCURACY</b>					
Coarse Readback	(See Table 16)		10		%
Fine Readback	In addition to REFCLK accuracy			100	ppm

# ADN2817/ADN2818

Parameter	Conditions	Min	Typ	Max	Unit
POWER SUPPLY					
Voltage		3.0	3.3	3.6	V
Current					
ADN2817			210	247	mA
ADN2818			180	217	mA
OPERATING TEMPERATURE RANGE		-40		+85	°C

<sup>1</sup> PIN and NIN should be differentially driven and ac-coupled for optimum sensitivity.

<sup>2</sup> When ac-coupled, the LOS assert and deassert time is dominated by the RC time constant of the ac coupling capacitor and the 50 Ω input termination of the ADN2817 input stage.

## JITTER SPECIFICATIONS

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0$  V,  $C_F = 0.47$  μF, SLICEP = SLICEN = VEE, input data pattern: PRBS  $2^{23} - 1$ , unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
PHASE-LOCKED LOOP CHARACTERISTICS					
Jitter Transfer Bandwidth					
OC-48			548	839	kHz
OC-12			93	137	kHz
OC-3			30	40	kHz
Jitter Peaking					
OC-48			0	0.03	dB
OC-12			0	0.03	dB
OC-3			0	0.03	dB
Jitter Generation					
OC-48	12 kHz to 20 MHz		0.001	0.003	UI rms
			0.02	0.046	UI p-p
OC-12	12 kHz to 5 MHz		0.001	0.004	UI rms
			0.01	0.036	UI p-p
OC-3	12 kHz to 1.3 MHz		0.001	0.004	UI rms
			0.01	0.023	UI p-p
Jitter Tolerance	$2^{23} - 1$ PRBS				
OC-48	600 Hz <sup>1</sup>	92.0			UI p-p
	6 kHz <sup>1</sup>	20.0			UI p-p
	100 kHz	7.0			UI p-p
	1 MHz <sup>1</sup>	1.00			UI p-p
	20 MHz	0.53			UI p-p
OC-12	30 Hz <sup>1</sup>	100.0			UI p-p
	300 Hz <sup>1</sup>	44.0			UI p-p
	25 kHz	7.35			UI p-p
	250 kHz <sup>1</sup>	1.00			UI p-p
	5 MHz	0.52			UI p-p
OC-3	30 Hz <sup>1</sup>	50.0			UI p-p
	300 Hz <sup>1</sup>	23.5			UI p-p
	6500 Hz	6.71			UI p-p
	65 kHz <sup>1</sup>	1.00			UI p-p
	130 kHz	0.54			UI p-p

<sup>1</sup> Jitter tolerance of the ADN2817/ADN2818 at these jitter frequencies is better than what the test equipment is able to measure.

## OUTPUT AND TIMING SPECIFICATIONS

Table 3.

Parameter	Conditions	Min	Typ	Max	Unit
<b>CML OUTPUT CHARACTERISTICS (CLKOUTP/CLKOUTN, DATAOUTP/DATAOUTN)</b>					
Single-Ended Output Swing	$V_{SE}$ (see Figure 3)	300	350	600	mV
Differential Output Swing	$V_{DIFF}$ (see Figure 3)	600	700	1200	mV
Output Voltage					
High	$V_{OH}$			VCC	V
Low	$V_{OL}$	VCC – 0.6	VCC – 0.35	VCC – 0.3	V
<b>CML Outputs Timing</b>					
Rise Time	20% to 80%		80	112	ps
Fall Time	80% to 20%		80	123	ps
Setup Time	$t_s$ (see Figure 2), OC-48	150	200	250	ps
Hold Time	$t_H$ (see Figure 2), OC-48	150	200	250	ps
Setup Time	$t_{DDRS}$ (see Figure 4), OC-48	140	170	200	ps
Hold Time	$t_{DDRH}$ (see Figure 4), OC-48	200	230	260	ps
<b>I<sup>2</sup>C INTERFACE DC CHARACTERISTICS</b>					
LVC MOS					
Input Voltage					
High	$V_{IH}$	0.7 VCC			V
Low	$V_{IL}$			0.3 VCC	V
Input Current	$V_{IN} = 0.1 VCC$ or $V_{IN} = 0.9 VCC$	–10.0		+10.0	μA
Output Low Voltage	$V_{OL}, I_{OL} = 3.0 mA$			0.4	V
<b>I<sup>2</sup>C INTERFACE TIMING</b>					
(See Figure 22)					
SCK Clock Frequency				400	kHz
SCK Pulse Width High					
High	$t_{HIGH}$	600			ns
Low	$t_{LOW}$	1300			ns
Start Condition					
Hold Time	$t_{HD:STA}$	600			ns
Setup Time	$t_{SU:STA}$	600			ns
Data					
Setup Time	$t_{SU:DAT}$	100			ns
Hold Time	$t_{HD:DAT}$	300			ns
SCK/SDA Rise/Fall Time	$t_R/t_F$	20 + 0.1 C <sub>b</sub>		300	ns
Stop Condition Setup Time	$t_{SU:STO}$	600			ns
Bus Free Time Between a Stop and a Start	$t_{BUF}$	1300			ns
<b>REFCLK CHARACTERISTICS</b>					
Optional lock to REFCLK mode @ REFCLKP or REFCLKN					
Input Voltage Range	$V_{IL}$		0		V
	$V_{IH}$		VCC		V
Minimum Differential Input Drive			100		mV p-p
Reference Frequency		10		200	MHz
Required Accuracy			100		ppm
<b>LVTTL DC INPUT CHARACTERISTICS</b>					
Input Voltage					
High	$V_{IH}$	2.0			V
Low	$V_{IL}$			0.8	V
Input Current					
High	$I_{IH}, V_{IN} = 2.4 V$			+5	μA
Low	$I_{IL}, V_{IN} = 0.4 V$	–5			μA

# ADN2817/ADN2818

Parameter	Conditions	Min	Typ	Max	Unit
LVTTTL DC OUTPUT CHARACTERISTICS					
Output Voltage					
High	$V_{OH}, I_{OH} = -2.0 \text{ mA}$	2.4			V
Low	$V_{OL}, I_{OL} = +2.0 \text{ mA}$			0.4	V

## Timing Characteristics




Figure 2. Default Mode Output Timing




Figure 3. Single-Ended vs. Differential Output Specifications




Figure 4. Double Data Rate Mode Output Timing

## ABSOLUTE MAXIMUM RATINGS

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0\text{ V}$ ,  $C_F = 0.47\ \mu\text{F}$ ,  $SLICEP = SLICEN = V_{EE}$ , unless otherwise noted.

**Table 4.**

Parameter	Rating
Supply Voltage (VCC)	4.2 V
Input Voltage (All Inputs)	
Minimum	$V_{EE} - 0.4\text{ V}$
Maximum	$V_{CC} + 0.4\text{ V}$
Junction Temperature, Maximum	125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL CHARACTERISTICS

### Thermal Resistance

32-lead LFCSP, 4-layer board with exposed paddle soldered to  $V_{EE}$ :  $\theta_{JA} = 28^\circ\text{C/W}$ .

### ESD CAUTION




#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# ADN2817/ADN2818

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
1. EXPOSED PADDLE ON THE BOTTOM OF THE PACKAGE MUST BE CONNECTED TO VEE.

09001-004

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	TEST1		Connect to VCC.
2	VCC	P	Power for Input Stage, LOS.
3	VREF	AO	Internal VREF Voltage. Decouple to GND with a 0.1 $\mu$ F capacitor.
4	NIN	AI	Differential Data Input. CML.
5	PIN	AI	Differential Data Input. CML.
6	SLICEP	AI	Differential Slice Level Adjust Input.
7	SLICEN	AI	Differential Slice Level Adjust Input.
8	VEE	P	GND for the Limiting Amplifier (Limamp), LOS.
9	THRADJ	AI	LOS Threshold Setting Resistor.
10	REFCLKP	DI	Differential REFCLK Input. 10 MHz to 200 MHz.
11	REFCLKN	DI	Differential REFCLK Input. 10 MHz to 200 MHz.
12	VCC	P	VCO Power.
13	VEE	P	VCO GND.
14	CF2	AO	Frequency Loop Capacitor.
15	CF1	AO	Frequency Loop Capacitor.
16	LOL	DO	Loss of Lock Indicator. Active high, LVTTTL.
17	VEE	P	FLL Detector GND.
18	VCC	P	FLL Detector Power.
19	SADDR5	DI	Slave Address Bit 5.
20	SCK	DI	I <sup>2</sup> C Clock Input.
21	SDA	DI	I <sup>2</sup> C Data Input.
22	LOS	DO	Loss of Signal Detect Output. Active high, LVTTTL.
23	VEE	P	Output Buffer, I <sup>2</sup> C GND.
24	VCC	P	Output Buffer, I <sup>2</sup> C Power.
25	CLKOUTN	DO	Differential Recovered Clock Output. CML.
26	CLKOUTP	DO	Differential Recovered Clock Output. CML.
27	SQUELCH	DI	Disable Clock and Data Outputs. Active high, LVTTTL.
28	DATAOUTN	DO	Differential Recovered Data Output. CML.
29	DATAOUTP	DO	Differential Recovered Data Output. CML.
30	VEE	P	Phase Detector, Phase Shifter GND.



<b>Pin No.</b>	<b>Mnemonic</b>	<b>Type<sup>1</sup></b>	<b>Description</b>
31	VCC	P	Phase Detector, Phase Shifter Power.
32	TEST2		Connect to VCC
Exposed Pad	Pad	P	Connect to GND. Note that the exposed paddle must be connected to VEE.

<sup>1</sup> P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. LOS Comparator Trip Point Programming




Figure 9. ADN2817/ADN2818 Output Eye, OC-48




Figure 7. Jitter Transfer, OC-1




Figure 10. Jitter Tolerance, OC-1




Figure 8. Jitter Transfer, OC-3




Figure 11. Jitter Tolerance, OC-3




Figure 12. Jitter Transfer, OC-12




Figure 15. Jitter Tolerance, OC-12




Figure 13. Jitter Transfer, OC-48




Figure 16. Jitter Tolerance, OC-48




Figure 14. Output Swing vs. Data Rate




Figure 17. Bit Error Rate vs. Input Level



**Table 6. Internal Register Map**

Reg Name	R/W	Addr	D7	D6	D5	D4	D3	D2	D1	D0	
FREQ0	R	0x00	MSB							LSB	
FREQ1	R	0x01	MSB							LSB	
FREQ2	R	0x02	0	MSB						LSB	
RATE	R	0x03	COARSE_RD[8:1]								
MISC	W	0x04	0	0	LOS Status	Static LOL	LOL Status	Data Rate Measurement Complete	0	COARSE_RD[0] (LSB)	
CTRLA	W	0x08	f <sub>REF</sub> Range		Data Rate/DIV_FREF Ratio				Measure Data Rate	Lock to REFCLK	
CTRLA_RD	R	0x05	Readback CTRLA								
CTRLB	W	0x09	Config LOL	Reset MISC[4]	Initiate Freq. Acquisition	0	Reset MISC[2]	0	0	0	
CTRLB_RD	R	0x06	Readback CTRLB								
CTRLC	W	0x11	0	0	0	0	0	Config LOS	Squelch Mode	Boost Output	
CTRLD	W	0x22	CDR Bypass	Disable DATAOUT Buffer	Disable CLKOUT Buffer	0	Initiate PRBS Sequence	PRBS Mode			
CTRLF	W	0x1F	0	0	0	0	0	PRBS/DDR Enable			
SEL_MODE	W	0x34	0	0	0	0	0	0	CLK Holdover Mode	0	
HI_CODE	W	0x35	HI_CODE[8:1]								
LO_CODE	W	0x36	LO_CODE[8:1]								
CODE_LSB	W	0x39	0	0	0	0	0	0	HI_CODE[0] (LSB)	LO_CODE[0] (LSB)	

**Table 7. Miscellaneous Register, MISC**

D7	D6	LOS Status	Static LOL	LOL Status	Data Rate Measurement Complete	D1	COARSE_RD[0] (LSB)
D7	D6	D5	D4	D3	D2	D1	D0
Set to 0	Set to 0	0 = no loss of signal 1 = loss of signal	0 = waiting for next LOL 1 = static LOL until reset	0 = locked 1 = acquiring	0 = measuring data rate 1 = measurement complete	Set to 0	COARSE_RD[0]

# ADN2817/ADN2818

**Table 8. Control Register, CTRLA**

f <sub>REF</sub> Range			Data Rate/DIV_FREF Ratio				Measure Data Rate	Lock to REFCLK
D7	D6		D5	D4	D3	D2	D1	D0
Set to 0	Set to 0	10 MHz to 25 MHz	0	0	0	0	1	0 = lock to input data 1 = lock to reference clock
Set to 0	Set to 1	25 MHz to 50 MHz	0	0	0	1	2	
Set to 1	Set to 0	50 MHz to 100 MHz	0	0	1	0	4	
Set to 1	Set to 1	100 MHz to 200 MHz	1	0	0	0	2 <sup>n</sup> 256	

**Table 9. Control Register, CTRLB**

Config LOL	Reset MISC[4]	Initiate Frequency Acq		Reset MISC[2]			
D7	D6	D5	D4	D3	D2	D1	D0
0 = LOL pin normal operation 1 = LOL pin is static LOL	Write a 1 followed by 0 to reset MISC[4]	Write a 1 followed by 0 to initiate a frequency acquisition	Set to 0	Write a 1 followed by 0 to reset MISC[2]	Set to 0	Set to 0	Set to 0

**Table 10. Control Register, CTRLC**

D7	D6	D5	D4	D3	Configure LOS	Squelch Mode	D0
					D2	D1	
Set to 0	Set to 0	Set to 0	Set to 0	Set to 0	0 = active high LOS 1 = active low LOS	0 = squelch CLK and DATA 1 = squelch CLK or DATA	Set to 0

**Table 11. Control Register, CTRLD**

CDR Bypass	Disable DATAOUT Buffer	Disable CLKOUT Buffer		Initiate PRBS Sequence	PRBS Mode			
D7	D6	D5	D4	D3	D2	D1	D0	Function
0 = CDR enabled 1 = CDR disabled	0 = data buffer enabled 1 = data buffer disabled	0 = CLK buffer enabled 1 = CLK buffer disabled	Set to 0	Write a 1 followed by 0 to initiate a PRBS generate sequence	0 0 1	0 0 0	0 1 0	Power down PRBS Generate mode Detect mode

**Table 12. Control Register, CTRL E**

D7	D6	D5	D4	D3	PRBS/DDR Enable			
					D2	D1	D0	Function
Set to 0	Set to 0	Set to 0	Set to 0	Set to 0	0 1	1 0	0 1	Enable DDR mode (double data rate mode) Enable PRBS detector/generator All other combinations reserved

**Table 13. SEL\_MODE**

D7	D6	D5	D4	D5	CLK Holdover Mode	D1	D0
					D2		
Set to 0	Set to 0	Set to 0	Set to 0	Set to 0	Set to 1 for clock holdover mode	Set to 0	Set to 0

## TERMINOLOGY

### INPUT SENSITIVITY AND INPUT OVERDRIVE

Sensitivity and overdrive specifications for the quantizer involve offset voltage, gain, and noise. The relationship between the logic output of the quantizer and the analog voltage input is shown in Figure 23. For sufficiently large positive input voltage, the output is always Logic 1 and, similarly for negative inputs, the output is always Logic 0. However, the transitions between Output Logic Level 1 and Output Logic Level 0 are not at precisely defined input voltage levels, but occur over a range of input voltages. Within this range of input voltages, the output might be either 1 or 0, or it might even fail to attain a valid logic state. The width of this zone is determined by the input voltage noise of the quantizer. The center of the zone is the quantizer input offset voltage. Input overdrive is the magnitude of signal required to guarantee the correct logic level with  $1 \times 10^{-10}$  confidence level.




Figure 23. Input Sensitivity and Input Overdrive

### SINGLE-ENDED vs. DIFFERENTIAL

AC coupling is typically used to drive the inputs to the quantizer. The inputs are internally dc biased to a common-mode potential of  $\sim 2.5$  V. Driving the ADN2817/ADN2818 single-ended and observing the quantizer input with an oscilloscope probe at the point indicated in Figure 24 shows a binary signal with an average value equal to the common-mode potential and instantaneous values both above and below the average value. It is convenient to measure the peak-to-peak amplitude of this signal and call the minimum required value the quantizer sensitivity. Referring to Figure 24, because both positive and negative offsets need to be accommodated, the sensitivity is twice the overdrive. The ADN2817 quantizer typically has 5 mV p-p sensitivity. The ADN2818 does not have a limiting amplifier at its input. The input sensitivity for the ADN2818 is 200 mV p-p.




Figure 24. Single-Ended Sensitivity Measurement

Driving the ADN2817 differentially (see Figure 25), sensitivity seems to improve from observing the quantizer input with an oscilloscope probe. This is an illusion caused by the use of a single-ended probe. A 5 mV p-p signal appears to drive the ADN2817 quantizer. However, the single-ended probe measures only half the signal. The true quantizer input signal is twice this value, because the other quantizer input is a complementary signal to the signal being observed.




Figure 25. Differential Sensitivity Measurement

### LOS RESPONSE TIME

LOS response time is the delay between removal of the input signal and indication of loss of signal (LOS) at the LOS output, Pin 22. When the inputs are dc-coupled, the LOS assert time of the ADN2817 is 450 ns typically and the deassert time is 500 ns typically. In practice, the time constant produced by the ac coupling at the quantizer input and the 50  $\Omega$  on-chip input termination determine the LOS response time.

## JITTER SPECIFICATIONS

The ADN2817/ADN2818 CDR is designed to achieve the best bit-error-rate (BER) performance and exceeds the jitter transfer, generation, and tolerance specifications proposed for SONET/SDH equipment defined in the Telcordia® Technologies specification.

Jitter is the dynamic displacement of digital signal edges from their long-term average positions, measured in unit intervals (UI), where 1 UI = 1 bit period. Jitter on the input data can cause dynamic phase errors on the recovered clock sampling edge. Jitter on the recovered clock causes jitter on the retimed data.

The following sections briefly summarize the specifications of jitter generation, transfer, and tolerance in accordance with the Telcordia document (*GR-253-CORE*, Issue 3, September 2000) for the optical interface at the equipment level and the ADN2817/ADN2818 performance with respect to those specifications.

### JITTER GENERATION

The jitter generation specification limits the amount of jitter that can be generated by the device with no jitter and wander applied at the input. For OC-48 devices, the band-pass filter has a 12 kHz high-pass cutoff frequency with a roll-off of 20 dB/decade, and a low-pass cutoff frequency of at least 20 MHz. The jitter generated must be less than 0.01 UI rms, and must be less than 0.1 UI p-p.

### JITTER TRANSFER

The jitter transfer function is the ratio of the jitter on the output signal to the jitter applied on the input signal vs. the frequency. This parameter measures the limited amount of the jitter on an input signal that can be transferred to the output signal (see Figure 26).




Figure 26. Jitter Transfer Curve

### JITTER TOLERANCE

The jitter tolerance is defined as the peak-to-peak amplitude of the sinusoidal jitter applied on the input signal, which causes a 1 dB power penalty. This is a stress test intended to ensure that no additional penalty is incurred under the operating conditions (see Figure 27).




Figure 27. SONET Jitter Tolerance Mask



## THEORY OF OPERATION


The ADN2817/ADN2818 are delay- and phase-locked loop circuits for clock recovery and data retiming from an NRZ encoded data stream. The phase of the input data signal is tracked by two separate feedback loops that share a common control voltage. A high speed delay-locked loop path uses a voltage controlled phase shifter to track the high frequency components of input jitter. A separate phase control loop, comprised of the VCO, tracks the low frequency components of input jitter. The initial frequency of the VCO is set by yet a third loop, which compares the VCO frequency with the input data frequency and sets the coarse tuning voltage. The jitter tracking phase-locked loop controls the VCO by the fine-tuning control.

The delay- and phase-locked loops together track the phase of the input data signal. For example, when the clock lags input data, the phase detector drives the VCO to higher frequency and increases the delay through the phase shifter; both of these actions serve to reduce the phase error between the clock and data. The faster clock picks up phase, while, simultaneously, the delayed data loses phase. Because the loop filter is an integrator, the static phase error is driven to zero.

Another view of the circuit is that the phase shifter implements the zero required for frequency compensation of a second-order phase-locked loop, and this zero is placed in the feedback path and, thus, does not appear in the closed-loop transfer function. Jitter peaking in a conventional second-order phase-locked loop is caused by the presence of this zero in the closed-loop transfer function. Because this circuit has no zero in the closed-loop transfer, jitter peaking is minimized.

The delay- and phase-locked loops together simultaneously provide wideband jitter accommodation and narrow-band jitter filtering. The linearized block diagram in Figure 28 shows that the jitter transfer function,  $Z(s)/X(s)$ , is second-order low-pass, providing excellent filtering. Note that the jitter transfer has no zero, unlike an ordinary second-order phase-locked loop. This means that the main PLL loop has virtually zero jitter peaking (see Figure 29). This makes this circuit ideal for signal regenerator applications, where jitter peaking in a cascade of regenerators can contribute to hazardous jitter accumulation.

The error transfer,  $e(s)/X(s)$ , has the same high-pass form as an ordinary phase-locked loop. This transfer function is free to be optimized to give excellent wideband jitter accommodation, because the jitter transfer function,  $Z(s)/X(s)$ , provides the narrow-band jitter filtering.



$d$  = PHASE DETECTOR GAIN  
 $o$  = VCO GAIN  
 $c$  = LOOP INTEGRATOR  
 $psh$  = PHASE SHIFTER GAIN  
 $n$  = DIVIDE RATIO

**JITTER TRANSFER FUNCTION**


$$\frac{Z(s)}{X(s)} = \frac{1}{s^2 \frac{cn}{do} + s \frac{n psh}{o} + 1}$$

**TRACKING ERROR TRANSFER FUNCTION**

$$\frac{e(s)}{X(s)} = \frac{s^2}{s^2 + s \frac{d psh}{c} + \frac{do}{cn}}$$

08001-017

Figure 28. ADN2817/ADN2818 PLL/DLL Architecture



08001-018

Figure 29. ADN2817/ADN2818 Jitter Response vs. Conventional PLL

The delay- and phase-locked loops contribute to overall jitter accommodation. At low frequencies of input jitter on the data signal, the integrator in the loop filter provides high gain to track large jitter amplitudes with small phase error. In this case, the VCO is frequency modulated and jitter is tracked as in an ordinary phase-locked loop. The amount of low frequency jitter that can be tracked is a function of the VCO tuning range. A wider tuning range gives larger accommodation of low frequency jitter. The internal loop control voltage remains small for small phase errors, so the phase shifter remains close to the center of its range and thus contributes little to the low frequency jitter accommodation.

## ADN2817/ADN2818

At medium jitter frequencies, the gain and tuning range of the VCO are not large enough to track input jitter. In this case, the VCO control voltage becomes large and saturates, and the VCO frequency dwells at one extreme of its tuning range or the other. The size of the VCO tuning range, therefore, has only a small effect on the jitter accommodation. The delay-locked loop control voltage is now larger, and so the phase shifter takes on the burden of tracking the input jitter. The phase shifter range, in UI, can be seen as a broad plateau on the jitter tolerance curve. The phase shifter has a minimum range of 2 UI at all data rates.

The gain of the loop integrator is small for high jitter frequencies, so that larger phase differences are needed to make the loop control voltage big enough to tune the range of the

phase shifter. Large phase errors at high jitter frequencies cannot be tolerated. In this region, the gain of the integrator determines the jitter accommodation. Because the gain of the loop integrator declines linearly with frequency, jitter accommodation is lower with higher jitter frequency. At the highest frequencies, the loop gain is very small, and little tuning of the phase shifter can be expected. In this case, jitter accommodation is determined by the eye opening of the input data, the static phase error, and the residual loop jitter generation. The jitter accommodation is roughly 0.5 UI in this region. The corner frequency between the declining slope and the flat region is the closed-loop bandwidth of the delay-locked loop, which is roughly 3 MHz at OC-48.

## FUNCTIONAL DESCRIPTION

### FREQUENCY ACQUISITION

The ADN2817/ADN2818 acquire frequency from the data over a range of data frequencies from 10 Mbps to 2.7 Gbps. The lock detector circuit compares the frequency of the VCO and the frequency of the incoming data. When these frequencies differ by more than 1000 ppm, LOL is asserted. This initiates a frequency acquisition cycle. The VCO frequency is reset to the bottom of its range, which is 10 MHz. The frequency detector compares this VCO frequency and the incoming data frequency and increments the VCO frequency, if necessary. Initially, the VCO frequency is incremented in large steps to aid fast acquisition. As the VCO frequency approaches the data frequency, the step size is reduced until the VCO frequency is within 250 ppm of the data frequency, at which point LOL is deasserted.

Once LOL is deasserted, the frequency-locked loop is turned off. The phase- and delay-locked loop (PLL/DLL) pulls the VCO frequency until the VCO frequency equals the data frequency.

The frequency loop requires a single external capacitor between CF1 and CF2, Pin 14 and Pin 15. A  $0.47 \mu\text{F} \pm 20\%$ , X7R ceramic chip capacitor with  $<10 \text{ nA}$  leakage current is recommended. Leakage current of the capacitor can be calculated by dividing the maximum voltage across the  $0.47 \mu\text{F}$  capacitor,  $\sim 3 \text{ V}$ , by the insulation resistance of the capacitor. The insulation resistance of the  $0.47 \mu\text{F}$  capacitor should be greater than  $300 \text{ M}\Omega$ .

### LOCK DETECTOR OPERATION

The lock detector on the ADN2817/ADN2818 has three modes of operation: normal mode, REFCLK mode, and static LOL mode.

#### Normal Mode

In normal mode, the ADN2817/ADN2818 function as continuous rate CDRs that lock onto any data rate from 10 Mbps to 2.7 Gbps without the use of a reference clock as an acquisition aid. In this mode, the lock detector monitors the frequency difference between the VCO and the input data frequency, and deasserts the loss of lock signal that appears on LOL Pin 16 when the VCO is within 250 ppm of the data frequency. This enables the delay- and phase-locked loop (DLL/PLL), which pulls the VCO frequency in the remaining amount and acquires phase lock. When locked, if the input frequency error exceeds 1000 ppm (0.1%), the loss of lock signal is reasserted and control returns to the frequency loop, which begins a new frequency acquisition starting at the lowest point in the VCO operating range, 10 MHz. The LOL pin remains asserted until the VCO locks onto a valid input data stream to within 250 ppm frequency error. This hysteresis is shown in Figure 30.




Figure 30. Transfer Function of LOL

#### LOL Detector Operation Using a Reference Clock

In this mode, a reference clock is used as an acquisition aid to lock the ADN2817/ADN2818 VCO. Lock to reference mode is enabled by setting CTRLA[0] to 1. The user also needs to write to the CTRLA[7:6] and CTRLA[5:2] bits to set the reference frequency range and the divide ratio of the data rate with respect to the reference frequency. For more details, see the Reference Clock (Optional) section. In this mode, the lock detector monitors the difference in frequency between the divided down VCO and the divided down reference clock. The loss of lock signal, which appears on the LOL Pin 16, is deasserted when the VCO is within 250 ppm of the desired frequency. This enables the DLL/PLL, which pulls the VCO frequency in the remaining amount with respect to the input data and acquires phase lock. Once locked, if the input frequency error exceeds 1000 ppm (0.1%), the loss of lock signal is reasserted and control returns to the frequency loop, which reacquires with respect to the reference clock. The LOL pin remains asserted until the VCO frequency is within 250 ppm of the desired frequency. This hysteresis is shown in Figure 30.

#### Static LOL Mode

The ADN2817/ADN2818 implement a static LOL feature, which indicates if a loss of lock condition has ever occurred and remains asserted, even if the ADN2817/ADN2818 regain lock, until the static LOL bit is manually reset. The I<sup>2</sup>C register bit, MISC[4], is the static LOL bit. If there is ever an occurrence of a loss of lock condition, this bit is internally asserted to Logic high. The MISC[4] bit remains high even after the ADN2817/ADN2818 reacquire lock to a new data rate. This bit can be reset by writing a 1 followed by 0 to I<sup>2</sup>C Register Bit CTRLB[6]. When reset, the MISC[4] bit remains deasserted until another loss of lock condition occurs.

Writing a 1 to I<sup>2</sup>C Register Bit CTRLB[7] causes the LOL pin, Pin 16, to become a static LOL indicator. In this mode, the LOL pin mirrors the contents of the MISC[4] bit and has the functionality described in the previous paragraph. The CTRLB[7] bit defaults to 0. In this mode, the LOL pin operates in the normal operating mode, that is, it is asserted only when the ADN2817/ADN2818 are in acquisition mode and deasserts when the ADN2817/ADN2818 reacquire lock.

# ADN2817/ADN2818

## HARMONIC DETECTOR

The ADN2817/ADN2818 provide a harmonic detector, which detects whether the input data has changed to a lower harmonic of the data rate onto which the VCO is currently locked. For example, if the input data instantaneously changes from OC-48, 2.488 Gbps, to an OC-12, 622.080 Mbps bit stream, this could be perceived as a valid OC-48 bit stream, because the OC-12 data pattern is exactly 4× slower than the OC-48 pattern. Therefore, if the change in data rate is instantaneous, a 101 pattern at OC-12 is perceived by the ADN2817/ADN2818 as a 111100001111 pattern at OC-48. If the change to a lower harmonic is instantaneous, a typical CDR could remain locked at the higher data rate.

The ADN2817/ADN2818 implement a harmonic detector that automatically identifies whether the input data has switched to a lower harmonic of the data rate onto which the VCO is currently locked. When a harmonic is identified, the LOL pin is asserted and a new frequency acquisition is initiated. The ADN2817/ADN2818 automatically lock onto the new data rate, and the LOL pin is deasserted.

However, the harmonic detector does not detect higher harmonics of the data rate. If the input data rate switches to a higher harmonic of the data rate onto which the VCO is currently locked, the VCO loses lock, the LOL pin is asserted, and a new frequency acquisition is initiated. The ADN2817/ADN2818 automatically lock onto the new data rate.

The time to detect lock to harmonic is

$$16,384 \times (T_d/\rho)$$

where:

$1/T_d$  is the new data rate. For example, if the data rate is switched from OC-48 to OC-12, then  $T_d = 1/622$  MHz.

$\rho$  is the data transition density. Most coding schemes seek to ensure that  $\rho = 0.5$ , for example, PRBS or 8b/10b encoding.

When the ADN2817/ADN2818 is placed in lock to reference mode, the harmonic detector is disabled.

## LIMITING AMPLIFIER (ADN2817 ONLY)

The limiting amplifier on the ADN2817 has differential inputs (PIN/NIN) that internally terminate with 50 Ω to an on-chip voltage reference ( $V_{REF} = 2.5$  V typically). The inputs are typically ac-coupled externally, although dc coupling is possible as long as the input common-mode voltage remains above 2.5 V (see Figure 39, Figure 40, and Figure 41). Input offset is factory trimmed to achieve better than 6 mV typical sensitivity with minimal drift. The limiting amplifier can be driven differentially or single-ended.

## SLICE LEVEL ADJUST (ADN2817 ONLY)

The quantizer slicing level can be offset by ±100 mV to mitigate the effect of amplified spontaneous emission (ASE) noise or duty cycle distortion by applying a differential voltage input of up to ±0.95 V to SLICEP/SLICEN inputs. If no adjustment of

the slice level is needed, SLICEP/SLICEN should be tied to VEE. The gain of the slice adjustment is ~0.1 V/V.

## LOSS OF SIGNAL (LOS) DETECTOR (ADN2817 ONLY)

The receiver front end LOS detector circuit detects when the input signal level has fallen below a user-adjustable threshold. The threshold is set with a single external resistor from Pin 9, THRADJ, to VEE. The LOS comparator trip point vs. resistor value is illustrated in Figure 6. If the input level to the ADN2817 drops below the programmed LOS threshold, the output of the LOS detector, LOS Pin 22, is asserted to a Logic 1. The LOS detector response time is 450 ns by design, but is dominated by the RC time constant in ac-coupled applications. The LOS pin defaults to active high. However, by setting Bit CTRLC[2] to 1, the LOS pin is configured as active low.

There is typically 6 dB of electrical hysteresis designed into the LOS detector to prevent chatter on the LOS pin. This means that, if the input level drops below the programmed LOS threshold causing the LOS pin to assert, the LOS pin is not deasserted until the input level has increased to 6 dB (2×) above the LOS threshold (see Figure 31).




Figure 31. ADN2817 LOS Detector Hysteresis

The LOS detector and the slice level adjust can be used simultaneously on the ADN2817. This means that any offset added to the input signal by the slice adjust pins does not affect the LOS detector measurement of the absolute input level.

## SQUELCH MODE

Two squelch modes are available with the ADN2817/ADN2818: squelch DATAOUT and CLKOUT mode, and squelch DATAOUT or CLKOUT mode.

Squelch DATAOUT and CLKOUT mode is selected when CTRLC[1] = 0 (default mode). In this mode, when the squelch input, Pin 27, is driven to a TTL high state, both the clock and data outputs are set to the zero state to suppress downstream processing. If the squelch function is not required, Pin 27 should be tied to VEE.

Squelch DATAOUT or CLKOUT mode is selected when CTRLC[1] is 1. In this mode, when the squelch input is driven to a high state, the DATAOUT pins are squelched. When the squelch input is driven to a low state, the CLKOUT pins are

scelched. This is especially useful in repeater applications, where the recovered clock may not be needed.

## I<sup>2</sup>C INTERFACE

The ADN2817/ADN2818 supports a 2-wire, I<sup>2</sup>C-compatible serial bus driving multiple peripherals. Two inputs, serial data (SDA) and serial clock (SCK), carry information between any devices connected to the bus. Each slave device is recognized by a unique address. The ADN2817/ADN2818 have two possible 7-bit slave addresses for both read and write operations. The MSB of the 7-bit slave address is factory programmed to 1. Bit 5 of the slave address is set by Pin 19, SADDR5. Slave Address Bits[4:0] are defaulted to all 0s. The slave address consists of the 7 MSBs of an 8-bit word. The LSB of the word sets either a read or write operation (see Figure 18). Logic 1 corresponds to a read operation and Logic 0 corresponds to a write operation.

To control the device on the bus, the following protocol must be followed. First, the master initiates a data transfer by establishing a start condition, defined by a high to low transition on SDA while SCK remains high. This indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address and the R/W bit). The bits are transferred from MSB to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is where the device monitors the SDA and SCK lines waiting for the start condition and correct transmitted address. The R/W bit determines the direction of the data. Logic 0 on the LSB of the first byte means that the master writes information to the peripheral. Logic 1 on the LSB of the first byte means that the master reads information from the peripheral.

The ADN2817/ADN2818 act as standard slave devices on the bus. The data on the SDA pin is eight bits long supporting the 7-bit addresses plus the R/W bit. The ADN2817/ADN2818 have eight subaddresses to enable the user-accessible internal registers (see Table 1 through Table 7). It, therefore, interprets the first byte as the device address and the second byte as the starting subaddress. Auto-increment mode is supported, allowing data to be read from, or written to, the starting subaddress and each subsequent address without manually addressing the subsequent subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without updating all registers.

Stop and start conditions can be detected at any stage of the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCK high period, the user should issue one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the ADN2817/ADN2818 do not issue an acknowledge and return to the idle condition. If

the user exceeds the highest subaddress while reading back in auto-increment mode, then the highest subaddress register contents continue to be output until the master device issues a no acknowledge. This indicates the end of a read. In a no acknowledge condition, the SDA line is not pulled low on the ninth pulse. See Figure 19 and Figure 20 for sample read and write data transfers and Figure 21 for a more detailed timing diagram.

## REFERENCE CLOCK (OPTIONAL)

A reference clock is not required to perform clock and data recovery with the ADN2817/ADN2818. However, support for an optional reference clock is provided. The reference clock can be driven differentially or single-ended. If the reference clock is not used, tie REFCLKP to VCC, and either leave REFCLKN floating or tie it to VEE (the inputs are internally terminated to VCC/2). See Figure 32 through Figure 34 for sample configurations.

The REFCLK input buffer accepts any differential signal with a peak-to-peak differential amplitude of greater than 100 mV (for example, LVPECL or LVDS) or a standard single-ended low voltage TTL input, providing maximum system flexibility. Phase noise and duty cycle of the reference clock are not critical and 100 ppm accuracy is sufficient.




Figure 32. Differential REFCLK Configuration




Figure 33. Single-Ended REFCLK Configuration

# ADN2817/ADN2818




Figure 34. No REFCLK Configuration

The two uses of the reference clock are mutually exclusive. The reference clock can be used either as an acquisition aid for the ADN2817/ADN2818 to lock onto data, or to measure the frequency of the incoming data to within 0.01%. (There is the capability to measure the data rate to approximately  $\pm 10\%$  without the use of a reference clock.) The modes are mutually exclusive, because, in the first use, the user knows exactly what the data rate is and wants to force the part to lock onto only that data rate; in the second use, the user does not know what the data rate is and wants to measure it.

Lock to reference mode is enabled by writing 1 to I<sup>2</sup>C Register Bit CTRLA[0]. Fine data rate readback mode is enabled by writing 1 to I<sup>2</sup>C Register Bit CTRLA[1]. Writing a 1 to both of these bits at the same time causes an indeterminate state and is not supported.

### Using the Reference Clock to Lock onto Data

Writing CTRLA[0] = 1 puts the ADN2817/ADN2818 into lock to REFCLK (LTR) mode. In this mode, the ADN2817/ADN2818 lock onto a frequency derived from the reference clock according to the following equation:

$$\text{Data Rate}/2^{\text{CTRLA}[5:2]} = \text{REFCLK}/2^{\text{CTRLA}[7:6]}$$

The user must know exactly what the data rate is, and provide a reference clock that is a function of this rate. The ADN2817/ADN2818 can still be used as continuous rate devices in this configuration if a reference clock with a variable frequency is provided (see Application Note AN-632).

The reference clock can be anywhere between 10 MHz and 200 MHz. By default, the ADN2817/ADN2818 expect a reference clock of between 10 MHz and 25 MHz. If it is between 25 MHz and 50 MHz, 50 MHz and 100 MHz, or 100 MHz and 200 MHz, the user needs to configure the ADN2817/ADN2818 to use the correct reference frequency range by setting two bits of the CTRLA register, CTRLA[7:6].

**Table 14. CTRLA[7:6] (f<sub>REF</sub> Range) with CTRLA[5:2] (f<sub>REF</sub> Ratio) Settings**

CTRLA[7:6]	Range (MHz)	CTRLA[5:2]	Ratio
00	10 to 25	0000	1
01	25 to 50	0001	2
10	50 to 100	n	2 <sup>n</sup>
11	100 to 200	1000	256

The user can specify a fixed integer multiple of the reference clock to lock onto using CTRLA[5:2], where CTRLA should be set to the data rate/DIV\_FREF and DIV\_FREF represents the divided-down reference referred to the 10 MHz to 25 MHz band. For example, if the reference clock frequency is 38.88 MHz and the input data rate is 622.08 Mbps, then CTRLA[7:6] is set to [01] to give a divided-down reference clock of 19.44 MHz. CTRLA[5:2] is set to [0101], that is, 5, because

$$622.08 \text{ Mbps}/19.44 \text{ MHz} = 2^5$$

When the CTRLA[7:2] value is correct and CTRLA[0] has been written to a Logic 1, it is recommended that a 1 to 0 transition be written to CTRLB[5] to initiate a new frequency acquisition with respect to the reference clock.

In this mode, if the ADN2817/ADN2818 lose lock for any reason, they relock onto the reference clock and continue to output a stable clock.

Though the ADN2817/ADN2818 operate in LTR mode, if the user ever changes the reference frequency, the f<sub>REF</sub> range (CTRLA[7:6]), or the f<sub>REF</sub> ratio (CTRLA[5:2]), this must be followed by writing a 1 to 0 transition into the CTRLB[5] bit to initiate a new frequency acquisition.

A frequency acquisition can also be initiated in LTR mode by writing a 0 to 1 transition into CTRLA[0], however, it is recommended that a frequency acquisition is initiated by writing a 1 to 0 transition into CTRLB[5] as explained previously.

### Using the Reference Clock to Measure Data Frequency

The user can also provide a reference clock to measure the recovered data frequency. In this case, the user provides a reference clock, and the ADN2817/ADN2818 compare the frequency of the incoming data to the incoming reference clock and return a ratio of the two frequencies to 0.01% (100 ppm). The accuracy error of the reference clock is added to the accuracy of the ADN2817/ADN2818 data rate measurement. For example, if a 100 ppm accuracy reference clock is used, the total accuracy of the measurement is within 200 ppm.

The reference clock can range from 10 MHz to 200 MHz. The ADN2817/ADN2818 expects a reference clock between 10 MHz and 25 MHz by default. If it is between 25 MHz and 50 MHz, 50 MHz and 100 MHz, or 100 MHz and 200 MHz, the user needs to configure the ADN2817/ADN2818 to use the correct reference frequency range by setting two bits of the CTRLA register, CTRLA[7:6]. Using the reference clock to determine the frequency of the incoming data does not affect the manner in which the part locks onto data. In this mode, the reference clock is used only to determine the frequency of the data. For this reason, the user does not need to know the data rate to use the reference clock in this manner.

Prior to reading back the data rate using the reference clock, the CTRLA[7:6] bits must be set to the appropriate frequency range with respect to the reference clock being used. A fine data rate readback is then executed as follows:

Step 1. Write a 1 to CTRLA[1]. This enables the fine data rate measurement capability of the ADN2817/ADN2818. This bit is level sensitive and does not need to be reset to perform subsequent frequency measurements.

Step 2. Reset MISC[2] by writing a 1 followed by a 0 to CTRLB[3]. This initiates a new data rate measurement.

Step 3. Readback MISC[2]. If it is 0, the measurement is not complete. If it is 1, the measurement is complete and the data rate can be read back on FREQ[22:0]. The time for a data rate measurement is typically 80 ms.

Step 4. Read back the data rate from the FREQ2[6:0], FREQ1[7:0], and FREQ0[7:0] registers.

Use the following equation to determine the data rate:

$$f_{\text{DATARATE}} = (\text{FREQ}[22..0] \times f_{\text{REFCLK}}) / 2^{(14 + \text{SEL\_RATE})}$$

where:

FREQ[22:0] is the reading from FREQ2[6:0] (most significant byte), FREQ1[7:0], and FREQ0[7:0] (least significant byte). See Table 15.

$f_{\text{DATARATE}}$  is the data rate (Mbps).

$f_{\text{REFCLK}}$  is the REFCLK frequency (MHz).

SEL\_RATE is the setting from CTRLA[7:6].

**Table 15.**

D22	D21...D17	D16	D15	D14...D9	D8	D7	D6...D1	D0
FREQ2[6:0]			FREQ1[7:0]			FREQ0[7:0]		

For example, if the reference clock frequency is 32 MHz, it falls within the 25 MHz to 50 MHz range; therefore, the CTRLA[7:6] setting is [01] resulting in SEL\_RATE = 1. For this example, the input data rate is 2.488 Gbps (OC-48). After following Step 1 through Step 4, the value that is read back on FREQ[22:0] = 0x26E010, which is equal to  $2.5477 \times 10^6$ . Plugging this value into the equation yields

$$(2.5477e6 \times 32e6) / (2^{(14+1)}) = 2.488 \text{ Gbps}$$

If subsequent frequency measurements are required, CTRLA[1] should remain set to 1. It does not need to be reset. The measurement process is reset by writing a 1 followed by a 0 to CTRLB[3]. This initiates a new data rate measurement. Follow Step 2 through Step 4 to read back the new data rate.

Note that a data rate readback is valid only if LOL is low. If LOL is high, the data rate readback is invalid.

## ADDITIONAL FEATURES AVAILABLE VIA THE I<sup>2</sup>C INTERFACE

### Coarse Data Rate Readback

The data rate can be read back over the I<sup>2</sup>C interface to approximately  $\pm 10\%$  without needing an external reference clock. A 9-bit register, COARSE\_RD[8:0], can be read back when LOL is deasserted. The 8 MSBs of this register are the contents of the RATE[7:0] register. The LSB of the COARSE\_RD register is Bit MISC[0].

Table 16 is a look-up table (LUT) that provides coarse data rate readback values to within  $\pm 10\%$ .

### LOS Configuration

The LOS detector output, LOS Pin 22, can be configured as either active high or active low. If CTRLC[2] is set to Logic 0 (default), the LOS pin is active high when a loss of signal condition is detected. Writing a 1 to CTRLC[2] configures the LOS pin to be active low when a loss of signal condition is detected.

### Initiate Frequency Acquisition

A frequency acquisition can be initiated by writing a 1 followed by a 0 to the I<sup>2</sup>C Register Bit CTRLB[5]. This initiates a new frequency acquisition while keeping the ADN2817/ADN2818 in the operating mode that it was previously programmed to in the CTRLA, CTRLB, CTRLC, CTRLD, and CTRLD registers.

### Rate Selectivity

The ADN2817/ADN2818 can operate in a limited range mode in situations where the user wants to restrict the data rates to which the device can lock. In this mode, the frequency acquisition range of the device is limited to a specific range of data rates. The acquisition range is determined by programming an upper and lower 9-bit code into the HI\_CODE[8:1], LO\_CODE[8:1], and CODE\_LSB[1:0] I<sup>2</sup>C registers. See Table 17 for a look-up table (LUT) showing the correct register settings for each data rate. Table 17 has three columns, one titled Code, one titled High Limit, and one titled Low Limit. The user programs the code value for the high limit data rate into HI\_CODE and the code value for the low limit data rate into LO\_CODE to set the appropriate range.

For example, if the user wants to limit the acquisition range of the ADN2817/ADN2818 to lock between 1 Gbps and 1.25 Gbps, the following steps must be taken:

1. Find the first code in Table 17 that corresponds to a data rate below 1.0 Gbps in the low limit column, that is, Code 236 or b011101100. Set LO\_CODE[8:1] = b01110110 (LO\_CODE[0] is set in Register Bit CODE\_LSB[0].)
2. Find the first code in Table 17 that corresponds to a data rate above 1.25 Gbps in the high limit column, that is, Code 258 or b100000010. Set HI\_CODE[8:1] = b10000001 (HI\_CODE[0] is set in Register Bit CODE\_LSB[1].)
3. Set CODE\_LSB = b00000000 given that the HI\_CODE[0] = 0 and LO\_CODE[0] = 0.
4. When there is a valid input to the device between 1.0 Gbps and 1.25 Gbps, write a 1 to 0 transition into CTRLB[5] to initiate a new frequency acquisition.

### Double Data Rate Mode

Setting CTRLD = 0x02 puts the ADN2817/ADN2818 clock output through divide-by-two circuitry allowing direct interfacing to FPGAs that support data clocking on both rising and falling edges.

# ADN2817/ADN2818

## **PRBS Generator/Detector**

The ADN2817/ADN2818 has an integrated PRBS generator/detector for system testing purposes. The device is configurable as either a PRBS detector or a PRBS generator. The two functions cannot be used at the same time.

The following steps configure the PRBS detector (PRBS 7 only):

1. Set CTRL[2:0] = 0x5.
2. Set CTRLD[2:0] = 0x4 to enable the PRBS detector.

The PRBS error signal outputs on the DATAOUTP/DATAOUTN pins. Every time the PRBS detector detects an error, the DATAOUTP/DATAOUTN outputs pulse twice to a Logic 1, that is, DATAOUTP = 1, DATAOUTN = 0.

The following steps configure the PRBS generator (PRBS 7 only):

1. Set CTRL[2:0] = 0x5.
2. Set CTRLD[2:0] = 0x1 to enable the PRBS generator.
3. Write a 1 to 0 transition into CTRLD[3] to initiate a PRBS 7 pattern.

Note that the PRBS generator is clocked by the VCO; therefore, the user needs to feed in a clock at half the desired frequency. For example, for an OC-48 PRBS pattern, input a 1.244 GHz clock to PIN/NIN. This appears as a 2.488 Gbps NRZ data pattern to the ADN2817/ADN2818. The recovered clock is 2.488 GHz, which clocks the PRBS generator to produce an OC-48 PRBS pattern on the outputs.

## **CLK Holdover Mode**

This mode of operation is available in LTD mode. In CLK holdover mode, the output clock frequency remains within  $\pm 5\%$  if the input data is removed or changed. To operate in this mode, the user writes to the I<sup>2</sup>C to put the part into CLK holdover mode by setting SEL\_MODE[1] = 1. The user must then initiate a frequency acquisition by writing a 1 to 0 transition into CTRLB[5], at which time the device locks onto the input data rate. At this point, the output frequency remains within  $\pm 5\%$  of the initial acquired value regardless of whether the input data is removed or the data rate changes.

It is important to note that all frequency acquisitions in this mode must be initiated by writing a 1 to 0 transition into CTRLB[5]. In this mode, the device does not automatically initiate a new frequency acquisition when the input is momentarily interrupted or if the input data rate changes.

## **CDR Bypass Mode**

The CDR on the ADN2817/ADN2818 can be bypassed by setting Bit CTRLD[7] = 1. In this mode, the ADN2817/ADN2818 feed the input directly through the input amplifiers to the output buffer, completely bypassing the CDR.

## **Disable Output Buffers**

The ADN2817/ADN2818 provide the option of disabling the output buffers for power savings. The clock output buffers can be disabled by setting Bit CTRLD[5] = 1. This reduces the total power consumption of the device by  $\sim 100$  mW. For an additional 100 mW power savings, such as in low power standby mode, the data output buffers can also be disabled by setting Bit CTRLD[6] = 1.



## APPLICATIONS INFORMATION

### PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

#### Power Supply Connections and Ground Planes

For best practice, the use of one low impedance ground plane is recommended. To reduce series inductance, solder the VEE pins directly to the ground plane. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance, especially on Pin 23, which is the ground return for the output buffers. Connect the exposed pad to the GND plane using plugged vias so that solder does not leak through the vias during reflow.

Use of a 10  $\mu\text{F}$  electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the PCB. When using 0.1  $\mu\text{F}$  and 1 nF ceramic chip capacitors, they should be placed between the IC power supply (VCC and VEE), as close as possible to the ADN2817/ADN2818 VCC pins.

If connections to the supply and ground are made through vias, the use of multiple vias in parallel helps to reduce series inductance, especially on Pin 24, which supplies power to the high speed CLKOUTP/CLKOUTN and DATAOUTP/DATAOUTN output buffers. See the schematic in Figure 35 for recommended connections.

By using adjacent power supply and GND planes, excellent high frequency decoupling can be realized by using close spacing between the planes. This capacitance is given by

$$C_{\text{PLANE}} = 0.88\epsilon_r A/d \text{ (pF)}$$

where:

$\epsilon_r$  is the dielectric constant of the PCB material.

A is the area of the overlap of power and GND planes ( $\text{cm}^2$ ).

d is the separation between planes (mm).

For FR-4,  $\epsilon_r = 4.4$  and 0.25 mm spacing,  $C \sim 15 \text{ pF/cm}^2$ .




Figure 35. Typical ADN2817/ADN2818 Applications Circuit

06001-025

# ADN2817/ADN2818

## Transmission Lines

Use of 50 Ω transmission lines is required for all high frequency input and output signals to minimize reflections: PIN, NIN, CLKOUTP, CLKOUTN, DATAOUTP, DATAOUTN (also REFCLKP, REFCLKN, if using a high frequency reference clock, such as 155 MHz). It is also necessary for the PIN/NIN input traces to be matched in length, and the CLKOUTP, CLKOUTN, DATAOUTP, and DATAOUTN output traces to be matched in length to avoid skew between the differential traces.

All high speed CML outputs (CLKOUTP, CLKOUTN, DATAOUTP, and DATAOUTN) require 100 Ω back termination chip resistors connected between the output pin and VCC. Place these resistors as close as possible to the output pins. These 100 Ω resistors are in parallel with on-chip 100 Ω termination resistors to create a 50 Ω back termination (see Figure 36).

The high speed inputs (PIN and NIN) are internally terminated with 50 Ω to an internal reference voltage (see Figure 37).

A 0.1 μF capacitor is recommended between VREF, Pin 3, and GND to provide an ac ground for the inputs.

As with any high speed mixed-signal design, take care to keep all high speed digital traces away from sensitive analog nodes.




Figure 36. Typical ADN2817/ADN2818 Applications Circuit




Figure 37. ADN2817/ADN2818 AC-Coupled Input Configuration

## Soldering Guidelines for Lead Frame Chip Scale Package

The lands on the 32-lead LFCSP are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length, and 0.05 mm wider than the package land width. Center the land on the pad to ensure that the solder joint size is maximized. The bottom of the lead frame chip scale

package has a central exposed pad. The pad on the printed circuit board should be at least as large as this exposed pad. The user must connect the exposed pad to VEE using plugged vias to prevent solder from leaking through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.

## Choosing AC Coupling Capacitors

AC coupling capacitors at the input (PIN, NIN) and output (DATAOUTP, DATAOUTN) of the ADN2817/ADN2818 must be chosen such that the device works properly over the full range of data rates used in the application. When choosing the capacitors, the time constant formed with the two 50 Ω resistors in the signal path must be considered. When a large number of consecutive identical digits (CIDs) are applied, the capacitor voltage can droop due to baseline wander (see Figure 38), causing pattern dependent jitter (PDJ).

The user must determine how much droop is tolerable and choose an ac coupling capacitor based on that amount of droop. The amount of PDJ can then be approximated based on the capacitor selection. The actual capacitor value selection may require some trade-offs between droop and PDJ.

For example, assuming that 2% droop can be tolerated, the maximum differential droop is 4%. Normalizing to  $V_{p-p}$

$$\text{Droop} = \Delta V = 0.04 V = 0.5 V_{p-p} (1 - e^{-t/\tau}); \text{ therefore, } \tau = 12t$$

where:

$\tau$  is the RC time constant (C is the ac coupling capacitor, R = 100 Ω seen by C).

t is the total discharge time, which is equal to nT.

n is the number of CIDs.

T is the bit period.

Calculate the capacitor value by combining the equations for  $\tau$  and t

$$C = 12nT/R$$

Once the capacitor value is selected, the PDJ can be approximated as


$$PDJ_{ps\ p-p} = 0.5t_r (1 - e^{(-nT/RC)})/0.6$$

where:

$PDJ_{ps\ p-p}$  is the amount of pattern dependent jitter allowed; <0.01 UI p-p typical.

$t_r$  is the rise time, which is equal to  $0.22/BW$ , where  $BW \sim 0.7$  (bit rate).

Note that this expression for  $t_r$  is accurate only for the inputs. The output rise time for the ADN2817/ADN2818 is ~100 ps regardless of data rate.



- NOTES**
1. DURING THE DATA PATTERNS WITH HIGH TRANSITION DENSITY, DIFFERENTIAL DC VOLTAGE AT V1 AND V2 IS ZERO.
  2. WHEN THE OUTPUT OF THE TIA GOES TO CID, V1 AND V1b ARE DRIVEN TO DIFFERENT DC LEVELS. V2 AND V2b DISCHARGE TO THE VREF LEVEL WHICH EFFECTIVELY INTRODUCES A DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS.
  3. WHEN THE BURST OF DATA STARTS AGAIN, THE DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS IS APPLIED TO THE INPUT LEVELS CAUSING A DC SHIFT IN THE DIFFERENTIAL INPUT. THIS SHIFT IS LARGE ENOUGH SUCH THAT ONE OF THE STATES, EITHER HIGH OR LOW DEPENDING ON THE LEVELS OF V1 AND V1b WHEN THE TIA WENT TO CID, IS CANCELLED OUT. THE QUANTIZER DOES NOT RECOGNIZE THIS AS A VALID STATE.
  4. THE DC OFFSET SLOWLY DISCHARGES UNTIL THE DIFFERENTIAL INPUT VOLTAGE EXCEEDS THE SENSITIVITY OF THE ADN2817. THE QUANTIZER RECOGNIZES BOTH HIGH AND LOW STATES AT THIS POINT.

Figure 38. Example of Baseline Wander

06001-028

## DC-COUPLED APPLICATION

The inputs to the ADN2817/ADN2818 can also be dc-coupled. This can be necessary in burst mode applications with long periods of CIDs and where baseline wander cannot be tolerated. If the inputs to the ADN2817/ADN2818 are dc-coupled, care must be taken not to violate the input range and common-mode level requirements of the ADN2817/ADN2818 (see Figure 39 through Figure 41). If dc coupling is required, and the output levels of the TIA do not adhere to the levels shown in Figure 40, then level shifting and/or attenuation must occur between the TIA outputs and the ADN2817/ADN2818 inputs.




Figure 39. DC-Coupled Application

06001-029




Figure 40. Minimum Allowed DC-Coupled Input Levels

06001-030




Figure 41. Maximum Allowed DC-Coupled Input Levels

06001-031

## COARSE DATA RATE READBACK LOOK-UP TABLE

Code is the 9-bit value read back from COARSE\_RD[8:0].

Table 16. Coarse Data Rate Readback Look-Up Table

Code	FMID	Code	FMID	Code	FMID	Code	FMID
0	5.3205E+6	49	15.2526E+6	98	43.4353E+6	147	127.4396E+6
1	5.3202E+6	50	15.5785E+6	99	44.3782E+6	148	130.4620E+6
2	5.4294E+6	51	15.9300E+6	100	45.3877E+6	149	133.7061E+6
3	5.5473E+6	52	16.3078E+6	101	46.4691E+6	150	137.1983E+6
4	5.6735E+6	53	16.7133E+6	102	47.6260E+6	151	140.9643E+6
5	5.8086E+6	54	17.1498E+6	103	48.8696E+6	152	145.0399E+6
6	5.9533E+6	55	17.6205E+6	104	50.2170E+6	153	149.7350E+6
7	6.1087E+6	56	18.1300E+6	105	51.7728E+6	154	154.5698E+6
8	6.2771E+6	57	18.7169E+6	106	53.3614E+6	155	159.8491E+6
9	6.4716E+6	58	19.3212E+6	107	55.1069E+6	156	165.6218E+6
10	6.6702E+6	59	19.9811E+6	108	57.0156E+6	157	171.9601E+6
11	6.8884E+6	60	20.7027E+6	109	59.1111E+6	158	178.9134E+6
12	7.1269E+6	61	21.4950E+6	110	61.4309E+6	159	186.5142E+6
13	7.3889E+6	62	22.3642E+6	111	63.9919E+6	160	170.2547E+6
14	7.6789E+6	63	23.3143E+6	112	61.0114E+6	161	170.2451E+6
15	7.9990E+6	64	21.2818E+6	113	61.0103E+6	162	173.7413E+6
16	7.6264E+6	65	21.2806E+6	114	62.3141E+6	163	177.5128E+6
17	7.6263E+6	66	21.7177E+6	115	63.7198E+6	164	181.5509E+6
18	7.7893E+6	67	22.1891E+6	116	65.2310E+6	165	185.8765E+6
19	7.9650E+6	68	22.6939E+6	117	66.8530E+6	166	190.5041E+6
20	8.1539E+6	69	23.2346E+6	118	68.5992E+6	167	195.4784E+6
21	8.3566E+6	70	23.8130E+6	119	70.4821E+6	168	200.8681E+6
22	8.5749E+6	71	24.4348E+6	120	72.5199E+6	169	207.0913E+6
23	8.8103E+6	72	25.1085E+6	121	74.8675E+6	170	213.4455E+6
24	9.0650E+6	73	25.8864E+6	122	77.2849E+6	171	220.4277E+6
25	9.3584E+6	74	26.6807E+6	123	79.9245E+6	172	228.0624E+6
26	9.6606E+6	75	27.5535E+6	124	82.8109E+6	173	236.4443E+6
27	9.9906E+6	76	28.5078E+6	125	85.9801E+6	174	245.7237E+6
28	10.3514E+6	77	29.5555E+6	126	89.4567E+6	175	255.9676E+6
29	10.7475E+6	78	30.7155E+6	127	93.2571E+6	176	244.0458E+6
30	11.1821E+6	79	31.9959E+6	128	85.1274E+6	177	244.0412E+6
31	11.6571E+6	80	30.5057E+6	129	85.1226E+6	178	249.2563E+6
32	10.6409E+6	81	30.5052E+6	130	86.8707E+6	179	254.8792E+6
33	10.6403E+6	82	31.1570E+6	131	88.7564E+6	180	260.9240E+6
34	10.8588E+6	83	31.8599E+6	132	90.7755E+6	181	267.4122E+6
35	11.0945E+6	84	32.6155E+6	133	92.9383E+6	182	274.3966E+6
36	11.3469E+6	85	33.4265E+6	134	95.2521E+6	183	281.9286E+6
37	11.6173E+6	86	34.2996E+6	135	97.7392E+6	184	290.0798E+6
38	11.9065E+6	87	35.2411E+6	136	100.4340E+6	185	299.4700E+6
39	12.2174E+6	88	36.2600E+6	137	103.5457E+6	186	309.1396E+6
40	12.5543E+6	89	37.4338E+6	138	106.7228E+6	187	319.6981E+6
41	12.9432E+6	90	38.6424E+6	139	110.2139E+6	188	331.2437E+6
42	13.3403E+6	91	39.9623E+6	140	114.0312E+6	189	343.9202E+6
43	13.7767E+6	92	41.4055E+6	141	118.2222E+6	190	357.8269E+6
44	14.2539E+6	93	42.9900E+6	142	122.8619E+6	191	373.0284E+6
45	14.7778E+6	94	44.7284E+6	143	127.9838E+6	192	340.5094E+6
46	15.3577E+6	95	46.6285E+6	144	122.0229E+6	193	340.4903E+6
47	15.9980E+6	96	42.5637E+6	145	122.0206E+6	194	347.4826E+6
48	15.2529E+6	97	42.5613E+6	146	124.6282E+6	195	355.0256E+6

Code	FMID	Code	FMID	Code	FMID	Code	FMID
196	363.1019E+6	219	639.3962E+6	242	997.0253E+6	265	1.6567E+9
197	371.7531E+6	220	662.4874E+6	243	1.0195E+9	266	1.7076E+9
198	381.0083E+6	221	687.8404E+6	244	1.0437E+9	267	1.7634E+9
199	390.9568E+6	222	715.6537E+6	245	1.0696E+9	268	1.8245E+9
200	401.7362E+6	223	746.0568E+6	246	1.0976E+9	269	1.8916E+9
201	414.1826E+6	224	681.0188E+6	247	1.1277E+9	270	1.9658E+9
202	426.8911E+6	225	680.9806E+6	248	1.1603E+9	271	2.0477E+9
203	440.8554E+6	226	694.9652E+6	249	1.1979E+9	272	1.9524E+9
204	456.1247E+6	227	710.0511E+6	250	1.2366E+9	273	1.9523E+9
205	472.8887E+6	228	726.2037E+6	251	1.2788E+9	274	1.9941E+9
206	491.4474E+6	229	743.5062E+6	252	1.3250E+9	275	2.0390E+9
207	511.9351E+6	230	762.0166E+6	253	1.3757E+9	276	2.0874E+9
208	488.0916E+6	231	781.9136E+6	254	1.4313E+9	277	2.1393E+9
209	488.0824E+6	232	803.4724E+6	255	1.4921E+9	278	2.1952E+9
210	498.5126E+6	233	828.3653E+6	256	1.3620E+9	279	2.2554E+9
211	509.7584E+6	234	853.7822E+6	257	1.3620E+9	280	2.3206E+9
212	521.8480E+6	235	881.7109E+6	258	1.3899E+9	281	2.3958E+9
213	534.8244E+6	236	912.2494E+6	259	1.4201E+9	282	2.4731E+9
214	548.7933E+6	237	945.7774E+6	260	1.4524E+9	283	2.5576E+9
215	563.8571E+6	238	982.8948E+6	261	1.4870E+9	284	2.6499E+9
216	580.1596E+6	239	1.0239E+9	262	1.5240E+9	285	2.7514E+9
217	598.9401E+6	240	976.1832E+6	263	1.5638E+9	286	2.8626E+9
218	618.2792E+6	241	976.1648E+6	264	1.6069E+9	287	2.9842E+9

## HI\_CODE AND LO\_CODE LOOK-UP TABLE

Code is the 9-bit value to be written into HI\_CODE[8:0] and LO\_CODE[8:0]. Use the high limit code for HI\_CODE and the low limit code for LO\_CODE.

Table 17.

Code	Low Limit	High Limit	Code	Low Limit	High Limit
0	5.7633E+6	4.8677E+6	48	16.5410E+6	13.9411E+6
1	5.7631E+6	4.8674E+6	49	16.5402E+6	13.9407E+6
2	5.8777E+6	4.9708E+6	50	16.8827E+6	14.2483E+6
3	6.0011E+6	5.0827E+6	51	17.2521E+6	14.5807E+6
4	6.1328E+6	5.2027E+6	52	17.6479E+6	14.9392E+6
5	6.2738E+6	5.3312E+6	53	18.0712E+6	15.3247E+6
6	6.4245E+6	5.4692E+6	54	18.5258E+6	15.7411E+6
7	6.5859E+6	5.6188E+6	55	19.0145E+6	16.1915E+6
8	6.7593E+6	5.7807E+6	56	19.5415E+6	16.6807E+6
9	6.9599E+6	5.9680E+6	57	20.1465E+6	17.2471E+6
10	7.1641E+6	6.1614E+6	58	20.7665E+6	17.8330E+6
11	7.3860E+6	6.3740E+6	59	21.4403E+6	18.4754E+6
12	7.6292E+6	6.6070E+6	60	22.1738E+6	19.1829E+6
13	7.8947E+6	6.8660E+6	61	22.9747E+6	19.9651E+6
14	8.1855E+6	7.1541E+6	62	23.8487E+6	20.8291E+6
15	8.5061E+6	7.4742E+6	63	24.7993E+6	21.7805E+6
16	8.2705E+6	6.9705E+6	64	23.0530E+6	19.4710E+6
17	8.2701E+6	6.9703E+6	65	23.0523E+6	19.4695E+6
18	8.4414E+6	7.1241E+6	66	23.5108E+6	19.8831E+6
19	8.6260E+6	7.2904E+6	67	24.0044E+6	20.3308E+6
20	8.8239E+6	7.4696E+6	68	24.5310E+6	20.8107E+6
21	9.0356E+6	7.6624E+6	69	25.0951E+6	21.3248E+6
22	9.2629E+6	7.8705E+6	70	25.6980E+6	21.8768E+6
23	9.5073E+6	8.0958E+6	71	26.3436E+6	22.4751E+6
24	9.7707E+6	8.3404E+6	72	27.0373E+6	23.1230E+6
25	10.0733E+6	8.6236E+6	73	27.8396E+6	23.8720E+6
26	10.3832E+6	8.9165E+6	74	28.6564E+6	24.6457E+6
27	10.7202E+6	9.2377E+6	75	29.5438E+6	25.4960E+6
28	11.0869E+6	9.5915E+6	76	30.5167E+6	26.4281E+6
29	11.4873E+6	9.9825E+6	77	31.5787E+6	27.4641E+6
30	11.9244E+6	10.4145E+6	78	32.7422E+6	28.6162E+6
31	12.3996E+6	10.8902E+6	79	34.0244E+6	29.8968E+6
32	11.5265E+6	9.7355E+6	80	33.0819E+6	27.8821E+6
33	11.5261E+6	9.7347E+6	81	33.0805E+6	27.8813E+6
34	11.7554E+6	9.9415E+6	82	33.7655E+6	28.4965E+6
35	12.0022E+6	10.1654E+6	83	34.5041E+6	29.1615E+6
36	12.2655E+6	10.4053E+6	84	35.2957E+6	29.8783E+6
37	12.5475E+6	10.6624E+6	85	36.1424E+6	30.6494E+6
38	12.8490E+6	10.9384E+6	86	37.0517E+6	31.4822E+6
39	13.1718E+6	11.2376E+6	87	38.0290E+6	32.3831E+6
40	13.5186E+6	11.5615E+6	88	39.0830E+6	33.3615E+6
41	13.9198E+6	11.9360E+6	89	40.2930E+6	34.4942E+6
42	14.3282E+6	12.3228E+6	90	41.5329E+6	35.6659E+6
43	14.7719E+6	12.7480E+6	91	42.8807E+6	36.9508E+6
44	15.2584E+6	13.2140E+6	92	44.3477E+6	38.3658E+6
45	15.7894E+6	13.7321E+6	93	45.9493E+6	39.9301E+6
46	16.3711E+6	14.3081E+6	94	47.6975E+6	41.6582E+6
47	17.0122E+6	14.9484E+6	95	49.5986E+6	43.5610E+6


Code	Low Limit	High Limit	Code	Low Limit	High Limit
96	46.1061E+6	38.9419E+6	149	144.5697E+6	122.5977E+6
97	46.1045E+6	38.9390E+6	150	148.2068E+6	125.9286E+6
98	47.0217E+6	39.7661E+6	151	152.1160E+6	129.5324E+6
99	48.0087E+6	40.6617E+6	152	156.3320E+6	133.4459E+6
100	49.0620E+6	41.6214E+6	153	161.1721E+6	137.9770E+6
101	50.1902E+6	42.6496E+6	154	166.1317E+6	142.6637E+6
102	51.3960E+6	43.7535E+6	155	171.5227E+6	147.8032E+6
103	52.6872E+6	44.9502E+6	156	177.3906E+6	153.4634E+6
104	54.0746E+6	46.2459E+6	157	183.7974E+6	159.7205E+6
105	55.6792E+6	47.7440E+6	158	190.7899E+6	166.6328E+6
106	57.3128E+6	49.2913E+6	159	198.3944E+6	174.2440E+6
107	59.0876E+6	50.9920E+6	160	184.4242E+6	155.7678E+6
108	61.0334E+6	52.8561E+6	161	184.4181E+6	155.7560E+6
109	63.1575E+6	54.9282E+6	162	188.0868E+6	159.0645E+6
110	65.4843E+6	57.2324E+6	163	192.0348E+6	162.6467E+6
111	68.0487E+6	59.7936E+6	164	196.2480E+6	166.4855E+6
112	66.1639E+6	55.7643E+6	165	200.7608E+6	170.5985E+6
113	66.1609E+6	55.7626E+6	166	205.5841E+6	175.0142E+6
114	67.5309E+6	56.9931E+6	167	210.7488E+6	179.8008E+6
115	69.0082E+6	58.3229E+6	168	216.2983E+6	184.9838E+6
116	70.5914E+6	59.7566E+6	169	222.7166E+6	190.9759E+6
117	72.2848E+6	61.2989E+6	170	229.2514E+6	197.1654E+6
118	74.1034E+6	62.9643E+6	171	236.3506E+6	203.9681E+6
119	76.0580E+6	64.7662E+6	172	244.1336E+6	211.4245E+6
120	78.1660E+6	66.7230E+6	173	252.6300E+6	219.7129E+6
121	80.5861E+6	68.9885E+6	174	261.9373E+6	228.9296E+6
122	83.0658E+6	71.3318E+6	175	272.1948E+6	239.1744E+6
123	85.7613E+6	73.9016E+6	176	264.6556E+6	223.0571E+6
124	88.6953E+6	76.7317E+6	177	264.6437E+6	223.0505E+6
125	91.8987E+6	79.8603E+6	178	270.1237E+6	227.9723E+6
126	95.3950E+6	83.3164E+6	179	276.0329E+6	233.2917E+6
127	99.1972E+6	87.1220E+6	180	282.3657E+6	239.0265E+6
128	92.2121E+6	77.8839E+6	181	289.1393E+6	245.1954E+6
129	92.2090E+6	77.8780E+6	182	296.4136E+6	251.8572E+6
130	94.0434E+6	79.5323E+6	183	304.2321E+6	259.0647E+6
131	96.0174E+6	81.3234E+6	184	312.6640E+6	266.8919E+6
132	98.1240E+6	83.2427E+6	185	322.3443E+6	275.9539E+6
133	100.3804E+6	85.2993E+6	186	332.2633E+6	285.3273E+6
134	102.7920E+6	87.5071E+6	187	343.0453E+6	295.6065E+6
135	105.3744E+6	89.9004E+6	188	354.7812E+6	306.9268E+6
136	108.1491E+6	92.4919E+6	189	367.5947E+6	319.4411E+6
137	111.3583E+6	95.4879E+6	190	381.5798E+6	333.2656E+6
138	114.6257E+6	98.5827E+6	191	396.7887E+6	348.4879E+6
139	118.1753E+6	101.9841E+6	192	368.8485E+6	311.5355E+6
140	122.0668E+6	105.7122E+6	193	368.8362E+6	311.5120E+6
141	126.3150E+6	109.8565E+6	194	376.1735E+6	318.1291E+6
142	130.9686E+6	114.4648E+6	195	384.0696E+6	325.2934E+6
143	136.0974E+6	119.5872E+6	196	392.4961E+6	332.9710E+6
144	132.3278E+6	111.5286E+6	197	401.5216E+6	341.1971E+6
145	132.3218E+6	111.5252E+6	198	411.1681E+6	350.0283E+6
146	135.0619E+6	113.9862E+6	199	421.4977E+6	359.6016E+6
147	138.0164E+6	116.6459E+6	200	432.5966E+6	369.9675E+6
148	141.1829E+6	119.5132E+6	201	445.4332E+6	381.9518E+6

# ADN2817/ADN2818

Code	Low Limit	High Limit	Code	Low Limit	High Limit
202	458.5027E+6	394.3307E+6	246	1.1857E+9	1.0074E+9
203	472.7012E+6	407.9363E+6	247	1.2169E+9	1.0363E+9
204	488.2673E+6	422.8489E+6	248	1.2507E+9	1.0676E+9
205	505.2599E+6	439.4259E+6	249	1.2894E+9	1.1038E+9
206	523.8745E+6	457.8593E+6	250	1.3291E+9	1.1413E+9
207	544.3897E+6	478.3487E+6	251	1.3722E+9	1.1824E+9
208	529.3112E+6	446.1142E+6	252	1.4191E+9	1.2277E+9
209	529.2874E+6	446.1009E+6	253	1.4704E+9	1.2778E+9
210	540.2475E+6	455.9446E+6	254	1.5263E+9	1.3331E+9
211	552.0658E+6	466.5834E+6	255	1.5872E+9	1.3940E+9
212	564.7314E+6	478.0529E+6	256	1.4754E+9	1.2461E+9
213	578.2786E+6	490.3908E+6	257	1.4753E+9	1.2460E+9
214	592.8272E+6	503.7145E+6	258	1.5047E+9	1.2725E+9
215	608.4642E+6	518.1295E+6	259	1.5363E+9	1.3012E+9
216	625.3279E+6	533.7838E+6	260	1.5700E+9	1.3319E+9
217	644.6885E+6	551.9079E+6	261	1.6061E+9	1.3648E+9
218	664.5266E+6	570.6547E+6	262	1.6447E+9	1.4001E+9
219	686.0907E+6	591.2129E+6	263	1.6860E+9	1.4384E+9
220	709.5624E+6	613.8536E+6	264	1.7304E+9	1.4799E+9
221	735.1895E+6	638.8822E+6	265	1.7817E+9	1.5278E+9
222	763.1596E+6	666.5311E+6	266	1.8340E+9	1.5773E+9
223	793.5774E+6	696.9759E+6	267	1.8908E+9	1.6317E+9
224	737.6969E+6	623.0711E+6	268	1.9531E+9	1.6914E+9
225	737.6724E+6	623.0240E+6	269	2.0210E+9	1.7577E+9
226	752.3471E+6	636.2582E+6	270	2.0955E+9	1.8314E+9
227	768.1392E+6	650.5869E+6	271	2.1776E+9	1.9134E+9
228	784.9921E+6	665.9419E+6	272	2.1172E+9	1.7845E+9
229	803.0432E+6	682.3941E+6	273	2.1171E+9	1.7844E+9
230	822.3363E+6	700.0567E+6	274	2.1610E+9	1.8238E+9
231	842.9953E+6	719.2032E+6	275	2.2083E+9	1.8663E+9
232	865.1931E+6	739.9350E+6	276	2.2589E+9	1.9122E+9
233	890.8664E+6	763.9035E+6	277	2.3131E+9	1.9616E+9
234	917.0055E+6	788.6615E+6	278	2.3713E+9	2.0149E+9
235	945.4024E+6	815.8726E+6	279	2.4339E+9	2.0725E+9
236	976.5346E+6	845.6979E+6	280	2.5013E+9	2.1351E+9
237	1.0105E+9	878.8518E+6	281	2.5788E+9	2.2076E+9
238	1.0477E+9	915.7186E+6	282	2.6581E+9	2.2826E+9
239	1.0888E+9	956.6975E+6	283	2.7444E+9	2.3649E+9
240	1.0586E+9	892.2284E+6	284	2.8382E+9	2.4554E+9
241	1.0586E+9	892.2018E+6	285	2.9408E+9	2.5555E+9
242	1.0805E+9	911.8893E+6	286	3.0526E+9	2.6661E+9
243	1.1041E+9	933.1668E+6	287	3.1743E+9	2.7879E+9
244	1.1295E+9	956.1059E+6			
245	1.1566E+9	980.7817E+6			



## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2

Figure 42. 32-Lead Lead Frame Chip Scale Package [LFCSP]  
(CP-32-2)

Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
ADN2817ACPZ <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP	CP-32-2	490
ADN2817ACPZ-RL <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP, Tape and Reel	CP-32-2	5,000
ADN2817ACPZ-RL7 <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP, Tape and Reel	CP-32-2	1,500
ADN2818ACPZ <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP	CP-32-2	490
ADN2818ACPZ-RL <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP, Tape and Reel	CP-32-2	5,000
ADN2818ACPZ-RL7 <sup>1</sup>	-40°C to +85°C	32-Lead LFCSP, Tape and Reel	CP-32-2	1,500
EVAL-ADN2817EBZ <sup>1</sup>		Evaluation Board		
EVAL-ADN2818EBZ <sup>1</sup>		Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**

**NOTES**

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.