


# USB-OTG BUS-Port ESD-Protection for $V_{BUS} = 12 \text{ V}$

#### **Features**

- Ultra compact LLP1713-9M package
- Low package height < 0.6 mm
- 3-line USB ESD- protection with max. working range = 5.5 V
- V<sub>BUS</sub> protection with 12 V working range
- Low leakage current
- Low load capacitance C<sub>D</sub> = 0.7 pF
- ESD-protection to IEC 61000-4-2
  - ± 12 kV contact discharge
  - ± 15 kV air discharge
- Surge current acc. IEC 6100-4-5 I<sub>PP</sub> > 3 A
- Compliant to RoHS directive 2002/95/EC and in accordance to WEEE 2002/96/EC





## Marking (example only)



20719

Dot = Pin 1 marking Y = Type code (see table below) XX = Date code

## **Ordering Information**

Device name	Device name Ordering code		Minimum order quantity		
VBUS053BZ-HNH	VBUS053BZ-HNH-G-08	3000	15 000		

#### **Package Data**

Device name	Package name	Marking code	Weight	Molding compound flammability rating	Moisture sensitivity level	Soldering conditions
VBUS053BZ-HNH	LLP1713-9M	LP1713-9M K 3.7 mg		UL 94 V-0	MSL level 1 (according J-STD-020)	260 °C/10 s at terminals

#### **Absolute Maximum Ratings**

Parameter	Test conditions	Symbol Value		Unit				
Data line D+, D-, ID: Pin 1, 2 and 3 to ground (pin 9)								
Peak pulse current	Acc. IEC 61000-4-5; $t_p = 8/20 \mu s/single shot$	I <sub>PPM</sub>	3	Α				
Peak pulse power	Acc. IEC 61000-4-5; $t_p = 8/20 \mu s/single shot$	P <sub>PP</sub>	36	W				
ESD immunity	Contact discharge acc. IEC 61000-4-2; 10 pulses	V <sub>ESD</sub>	± 12	kV				
L3D illillidility	Air discharge acc. IEC 61000-4-2; 10 pulses	V <sub>ESD</sub>	± 15	kV				
V <sub>BUS</sub> : Pin 4 to ground (pin 9)								
Peak pulse current	Acc. IEC 61000-4-5; t <sub>p</sub> = 8/20 μs/single shot	I <sub>PPM</sub>	8	Α				
Peak pulse power	Acc. IEC 61000-4-5; t <sub>p</sub> = 8/20 μs/single shot	P <sub>PP</sub>	240	W				
ESD immunity	Contact discharge acc. IEC 61000-4-2; 10 pulses	V <sub>ESD</sub>	± 30	kV				
	Air discharge acc. IEC 61000-4-2; 10 pulses	V <sub>ESD</sub>	± 30	kV				
Operating temperature	Junction temperature	T <sub>J</sub>	- 40 to + 125	°C				
Storage temperature		T <sub>STG</sub>	- 55 to + 150	°C				

<sup>\*\*</sup> Please see document "Vishay Material Category Policy" www.vishay.com/doc?99902

Document Number 81140 Rev. 1.0, 22-Jul-09

# **VBUS053BZ-HNH**

# **Vishay Semiconductors**



#### **Electrical Characteristics**

Ratings at - 40 °C to 85 °C, ambient temperature unless otherwise specified

#### VBUS053BZ-HNH

All inputs (pin 1, 2, and 3) to ground (pin 9)

Parameter	Test conditions/remarks	Symbol	Min.	Тур.	Max.	Unit
Protection paths	Number of line which can be protected	N lines			3	lines
Reverse working voltage	at I <sub>R</sub> = 0.1 μA	$V_{RWM}$	5.5			V
	at V <sub>R</sub> = V <sub>RWM</sub> = 3.3 V; T = 65 °C	I <sub>R</sub>			0.085	μΑ
Reverse current	at V <sub>R</sub> = V <sub>RWM</sub> = 5.5 V	I <sub>R</sub>			1	μΑ
Forward voltage	at I <sub>F</sub> = 15 mA	V <sub>F</sub>	0.7		1.2	V
Reverse breakdown voltage	at I <sub>R</sub> = 1 mA	V <sub>BR</sub>	6.5		10	V
Reverse clamping voltage	at I <sub>PP</sub> = 1 A; acc. IEC 61000-4-5; T = 25 °C	V <sub>C</sub>		10	12	V
	at I <sub>PP</sub> = 3 A; acc. IEC 61000-4-5; T = 25 °C	V <sub>C</sub>		15	18	V
Forward clamping voltage	at I <sub>F</sub> = 3 A; acc. IEC 61000-4-5	V <sub>F</sub>		3.4	4.1	V
Line capacitance	Test pin at $V_R = 0 \text{ V}$ ; any other I/O pin at $V_R = 3.3 \text{ V}$ , $f = 1 \text{ MHz}$	C <sub>D</sub>		0.7	1	pF
Line symmetry	Difference of the line capacitance	dC <sub>D</sub>			0.1	pF
Line to line capacitance	Among pins 1, 2 and 3 at $V_R = 0 \text{ V}$ ; $f = 1 \text{ MHz}$	C <sub>DD</sub>		0.35	0.5	pF

## V<sub>BUS</sub> (pin 4) to ground (pin 9)

Parameter	Test conditions/remarks	Symbol	Min.	Тур.	Max.	Unit
Protection paths	Number of line which can be protected	N lines			1	line
Reverse working voltage	at I <sub>R</sub> = 100 nA	$V_{RWM}$	12			V
Reverse current	at V <sub>R</sub> = V <sub>RWM</sub> = 12 V	I <sub>R</sub>			100	nA
Forward voltage	at I <sub>F</sub> = 10 mA	V <sub>F</sub>	0.6	0.75	0.9	V
Reverse breakdown voltage	at I <sub>R</sub> = 1 mA	V <sub>BR</sub>	15		18	V
Reverse clamping voltage	at I <sub>PP</sub> = 1 A; acc. IEC 61000-4-5; T = 25 °C	V <sub>C</sub>		17.5	20	V
	at I <sub>PP</sub> = 8 A; acc. IEC 61000-4-5; T = 25 °C	V <sub>C</sub>		25	30	V
Forward clamping voltage	at I <sub>F</sub> = 8 A; acc. IEC 61000-4-5	V <sub>F</sub>			2.2	V
Line capacitance	at $V_R = 0 V$ ; $f = 1 MHz$	C <sub>D</sub>		70	85	pF




#### **Application Note**

The VBUS053BZ-HNH is intended as an ESD-protection and transient voltage suppressor for one USB-OTG port.

The LLP1713-9M package contains two separate dies which are mounted on a common ground plane (pin 9). The high-speed data lines D+, D- and ID, are connected to pins 1, 2, and 3. As long as the signal voltage on the data lines is between the ground- and the 5 V working range, the low capacitance PN-diodes offer a very high isolation to ground and to the other data lines. But as soon as any transient signal like an ESD-signal, exceeds this working range of 5 V in either the positive or negative direction, one of the PN-diodes gets into the forward mode and clamps the transient either to ground or to the avalanche break through level.

An extra avalanche diode (separate die) clamps the supply line voltage (V<sub>BUS</sub> at pin 4) above the 12 V working range to ground (pin 9).

Due to the "two die construction" the  $V_{BUS}$  line has a very high isolation to the data lines. In case of a destructive transient signal, i.e. coming from a charger, the data lines will not be influenced.



### **Typical Characteristics**

T<sub>amb</sub> = 25 °C, unless otherwise specified




Figure 1. ESD Discharge Current Wave Form acc. IEC 61000-4-2 (330  $\Omega/150$  pF)




Figure 2. 8/20 µs Peak Pulse Current Wave Form acc. IEC 61000-4-5






Figure 3. Typical Capacitance  $C_D$  vs. Reverse Voltage  $V_B$ 




Figure 4. Typical Capacitance  $C_D$  vs. Reverse Voltage  $V_B$ 




Figure 5. Typical Forward Current  $I_F$  vs. Forward Voltage  $V_F$ 




Figure 6. Typical Reverse Voltage  $V_R$  vs. Reverse Current  $I_R$ 




Figure 7. Typical Peak Clamping Voltage  $V_{\rm C}$  vs. Peak Pulse Current  $I_{\rm PP}$ 






Figure 8. Typical Peak Clamping Voltage  $V_{\rm C}$  vs. Peak Pulse Current  $I_{\rm PP}$ 

## Package Dimensions in millimeters (inches): LLP1713-9M





Document no.: S8-V-3906.04-018 (4) Created - Date: 26. May 2009

21784





Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com