## **NL7SB384**

## **Product Preview**

## 1-Bit MiniGate<sup>TM</sup> Bus Switch

The ON Semiconductor NL7SB384 is a 1-bit MiniGate Bus Switch in ultra-small footprint. The device is TTL compatible when operating between 4.0 and 5.0 Volts. The device exhibits extremely low  $R_{\text{ON}}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

## **Features**

- R<sub>ON</sub> < 4 Ω Typical</li>
- Less Than 0.25 ns Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL Compatible
- Ultra-Small Packages
- These are Pb-Free Devices




Figure 1. Logic Diagram




Figure 2. Pinout (Tonview)

## **Pin Descriptions**

Pin Name	Description
А	Bus A
В	Bus B
$\overline{OE}$	Bus Switch Enable
NC	No Connect


## **Truth Table**



## ON Semiconductor®

## http://onsemi.com





MARKING



SOT23-5/TSOP-5/SC59-5 DT SUFFIX CASE 483





ULLGA6 1.0 x 1.0 CASE 613AD





ULLGA6 1.2 x 1.0 CASE 613AE





ULLGA6 1.45 x 1.0 CASE 613AF



AD, Y, 3 = Specific Device Code

M = Date Code ■ = Pb-Free Package

(Note: Microdot may be in either location)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimension section.

Input $\overline{OE}$	Function
L	B = A
Н	Disconnect

**Maximum Ratings** 

Symbol	Paramete	er	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Control Pin Input Voltage		-0.5 to +7.0	V
$I_{IK}$	DC Input Diode Current	$V_{IN} < GND$	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
Io	DC Output Sink Current		128	mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin		±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for	r 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		150	°C
<b>0</b> JA	Thermal Resistance	uLLGA6L SC70-5/SC88A-5(Note 1) TSOP5	TBD 350 200	°C/W
$P_D$	Power Dissipation in Still Air at 85 °C	uLLGA6L SC70-5/SC88A-5(Note 1) TSOP5	TBD 150 200	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
$V_{ESD}$	ESD Withstand Voltage	Human Body Mode (Note 2) Machine Mode (Note3)	TBD TBD	V
I <sub>LATCHUP</sub>	Latchup Performance Above V <sub>CC</sub> and	Below GND at 85 °C (Note4)	±500	mA

Stresses exceeding "Maximum Ratings" may damage the device. "Maximum Ratings" are stress ratings only. Functional operation above "Recommended Operating Conditions" is not implied. Extended exposure to stresses above "Recommended Operating Conditions" may affect device reliability.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.
- 2. Tested to EIA/ JESD22-A114-A
- 3. Tested to EIA/ JESD22-A115-A
- 4. Tested to EIA / JESD78.

**Recommended Operating Conditions** 

Symbol	Parame	Parameter			Unit
$V_{CC}$	Supply Voltage Ope	Operating, Data Retention Only		5.5	V
Vı	Control Pin Input Voltage	(Note 5)	0	5.5	V
Vo	Output Voltage	(High or Low State)	0	5.5	V
T <sub>A</sub>	Operating Free-Air Temperature		-55	+125	°C
Δt / ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100	nS/V

<sup>5.</sup> Control input may not be left open, it must be tied to high or low logic input voltage level.

## **DC Electrical Characteristics**

				T <sub>A</sub> = 25 °C			= +125°C		
Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	Min	Тур*	Max	Min	Max	Unit
V <sub>IK</sub>	Clamp Diode Resistance	I <sub>IN</sub> = -18 mA	4.5					-1.2	V
$V_{IH}$	High-Level Control Input Voltage		4.0 to 5.5				2.0		V
V <sub>IL</sub>	Low-Level Control Input Voltage		4.0 to 5.5					0.8	V
R <sub>oN</sub>	Switch ON Resistance (Note 6)	V <sub>1</sub> = 0, I <sub>1</sub> = 64 mA I <sub>1</sub> = 30 mA V <sub>1</sub> = 2.4, I <sub>1</sub> = 15 mA V <sub>1</sub> = 2.4, I <sub>1</sub> = 15 mA	4.5 4.5 4.0		4 4 8			7 7 15	Ω
I <sub>IN</sub>	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	5.5					±1.0	μΑ
l <sub>oz</sub>	Off-State Leakage Current	0 ≤A, B ≤ V <sub>CC</sub>	5.5					±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5					±1.0	μA
$\Delta I_{CC}$	Increase in Supply Current of Control Pin	V <sub>IN</sub> = 3.4 V	5.5					±1.0	mA

<sup>\*</sup>Typical values are at  $V_{CC}$  = 5.0 V and  $T_A$  = 25 °C

AC Electrical Characteristics (See Figure 3, 4, 5)

			T <sub>A</sub> =	-55°C to +12 RU = RD		• •	
			V <sub>cc</sub> =	4.5 - 5.5 V	V <sub>cc</sub>	= 4.0 V	
Symbol	Parameter	Test Condition	Min	Max	Min	Max	Unit
$t_{\text{PHL}}, t_{\text{PLH}}$	Propagation Delay Bus to Bus (Note 7)	V <sub>I</sub> = OPEN		0.25		0.25	ns
t <sub>PZH,</sub> t <sub>PZL</sub>	Output Enable Time, $\overline{OE}$ to Bus A, B	$V_I = 7 \text{ V for } t_{PZL}$ $V_I = OPEN \text{ for } t_{PZH}$	1.0	5.2		5.7	ns
$t_{PHZ,}t_{PLZ}$	Output Disable Time, $\overline{OE}$ to Bus A, B	$V_I = 7 \text{ V for } t_{PLZ}$ $V_I = OPEN \text{ for } t_{PHZ}$	1.0	5.2		5.5	ns

<sup>7.</sup> This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

**CAPACITANCE** (Note 8)


Symbol	Parameter	Conditions	Тур	Max	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	V <sub>CC</sub> = 5.0 V	3		pF
C <sub>IO</sub>	A Port I/O Capacitance	$V_{CC}$ , $\overline{OE}$ = 5.0 V	7		pF
C <sub>IO</sub>	B Port I/O Capacitance	$V_{CC}$ , $\overline{OE}$ = 5.0 $\vee$	5		pF

<sup>8.</sup>  $T_A$  = +25 °C, f = 1 MHz, Capacitance is characterized but not tested.

<sup>6.</sup> Measured by the voltage drop between A and B pins at the indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A or B) pins.

## **AC Loading and Waveforms**

## AC Loading and Waveforms



## NOTES:

- 1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega.$
- 2. CL includes load and stray capacitance.

 ${}^{*}C_{L} = 50 pF$ 

Figure 3. AC Test Circuit




Figure 4. Propagation Delays




Figure 5. Enable/Disable Delays

ON Semiconductor Engineering Data Sheet – Confidential Proprietary


## **Ordering Information**

		_
Device	Package	Shipping <sup>†</sup>
NL7SB384AMX1TCG	ULLGA6 – 0.5 mm Pitch	3000 / Tape & Reel
NL7SB384BMX1TCG	ULLGA6 – 0.4 mm Pitch	3000 / Tape & Reel
NL7SB384CMX1TCG	ULLGA6 – 0.35 mm Pitch	3000 / Tape & Reel
NL7SB384DFT2G	SC88A (5L)	3000 / Tape & Reel
NL7SB384DTT1G	TSOP 5L	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS


ULLGA6 1.45x1.0, 0.5P CASE 613AF-01 ISSUE A



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14,5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0. 15 AND 0.30 mm FROM THE TERMINAL TIP.
  4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

THE LUMB TERM				
	MILLIMETERS			
DIM	MIN	MAX		
Α	0.40			
A1	0.00	0.05		
b	0.15	0.25		
D	1.45	BSC		
E	1.00	BSC		
e	0.50 BSC			
L	0.25	0.35		
Lt	0.30	0.40		

## MOUNTING FOOTPRINT SOLDERMASK DEFINED\*




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

ULLGA6 1.2x1.0, 0.4P CASE 613AE-01 ISSUE A



### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER
- ASME V145M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM THE TERMINALTIP.
   4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS			
DIM	MIN	MAX		
Α	-	0.40		
A1	0.00	0.05		
b	0.15	0.25		
D	1.20	BSC		
E	1.00	BSC		
e	0.40 BSC			
L	0.25	0.35		
L1	0.35	0.45		

## MOUNTING FOOTPRINT SOLDERMASK DEFINED\*




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

ULLGA6 1.0x1.0, 0.35P CASE 613AD-01 ISSUE A



### NOTES:

- NOTIES:


  1. DIMENSIONING AND TOLERANCING PER ASME YI 4.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM THE TERMINAL TIP.
   4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS			
DIM	MIN	MAX		
Α	-	0.40		
A1	0.00	0.05		
b	0.12	0.22		
D	1.00	BSC		
E	1.00	BSC		
e	0.35 BSC			
L	0.25	0.35		
L1	0.30	0.40		

## MOUNTING FOOTPRINT SOLDERMASK DEFINED\*




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRWD.

## PACKAGE DIMENSIONS

SC-88A/SOT-353/SC-70 DF SUFFIX 5 LEAD PACKAGE CASE 419A-02 ISSUE J




### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: INCH.
- 419A-01 OBSOLETE. NEW STANDARD 419A-02.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Н		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008	REF	0.20	REF	
S	0.079	0.087	200	2.20	

## SOLDERING FOOTPRINT\*




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor Engineering Data Sheet – Confidential Proprietary

### PACKAGE DIMENSIONS

TSOP-5 CASE 483-02 ISSUE F




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS
- BURRS.
  OPTIONAL CONSTRUCTION: AN
  ADDITIONAL TRIMMED LEAD IS ALLOWED
  IN THIS LOCATION. TRIMMED LEAD NOT TO
  EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS	
DIM	MIN	MAX
Α	3.00 BSC	
В	1.50 BSC	
U	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
Н	0.01	0.10
۲	0.10	0.26
K	0.20	0.60
L	1.25	1.55
M	0 °	10°
s	2.50	3.00

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual. SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative

NL7SB384/D

ON Semiconductor Engineering Data Sheet – Confidential Proprietary