



P-Channel Enhancement-Mode Vertical DMOS FETs

Features

- ▶ Free from secondary breakdown
- ▶ Low power drive requirement
- ▶ Ease of paralleling
- ▶ Low C_{iss} and fast switching speeds
- ▶ High input impedance and high gain
- ▶ Excellent thermal stability
- ▶ Integral source-to-drain diode
- ▶ High input impedance and high gain
- ▶ Complementary N- and P-channel devices

Applications

- ▶ Motor controls
- ▶ Converters
- ▶ Amplifiers
- ▶ Switches
- ▶ Power supply circuits
- ▶ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Ordering Information

| Device | Package Option | BV_{DSS}/BV_{DGS} (V) | $R_{DS(ON)}$ (max) (Ω) | $I_{D(ON)}$ (min) (mA) |
|--------|----------------|----------------------------|---------------------------------------|------------------------------|
| | TO-92 | | | |
| VP0550 | VP0550N3-G | -500 | 125 | -100 |

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings

| Parameter | Value |
|-----------------------------------|-----------------|
| Drain-to-source voltage | BV_{DSS} |
| Drain-to-gate voltage | BV_{DGS} |
| Gate-to-source voltage | $\pm 20V$ |
| Operating and storage temperature | -55°C to +150°C |
| Soldering temperature* | +300°C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.

General Description

The Supertex VP0550 is an enhancement-mode (normally-off) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



Product Marking



YY = Year Sealed
WW = Week Sealed
____ = "Green" Packaging

TO-92 (N3)

Thermal Characteristics

| Package | I_D (continuous) ^t (mA) | I_D (pulsed) (mA) | Power Dissipation @ $T_c = 25^\circ\text{C}$ (W) | θ_{jc} (°C/W) | θ_{ja} (°C/W) | $I_{DR} t$ (mA) | I_{DRM} (mA) |
|---------|--|---------------------------|--|-------------------------|-------------------------|--------------------|-------------------|
| TO-92 | -54 | -250 | 1.0 | 125 | 170 | -54 | -250 |

Notes:

^t I_D (continuous) is limited by max rated T_j .


Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
|----------------------------|--|------|------|-------|-------|--|
| BV_{DSS} | Drain-to-source breakdown voltage | -500 | - | - | V | $V_{GS} = 0\text{V}$, $I_D = -1.0\text{mA}$ |
| $V_{GS(\text{th})}$ | Gate threshold voltage | -2.0 | - | -4.5 | V | $V_{GS} = V_{DS}$, $I_D = -1.0\text{mA}$ |
| $\Delta V_{GS(\text{th})}$ | Change in $V_{GS(\text{th})}$ with temperature | - | 3.5 | 6.0 | mV/°C | $V_{GS} = V_{DS}$, $I_D = -1.0\text{mA}$ |
| I_{GSS} | Gate body leakage current | - | - | -100 | nA | $V_{GS} = \pm 20\text{V}$, $V_{DS} = 0\text{V}$ |
| I_{DSS} | Zero gate voltage drain current | - | - | -10 | μA | $V_{GS} = 0\text{V}$, V_{DS} = Max Rating |
| | | - | - | -1000 | | $V_{DS} = 0.8$ Max Rating, $V_{GS} = 0\text{V}$, $T_A = 125^\circ\text{C}$ |
| $I_{D(\text{ON})}$ | On-state drain current | - | -90 | - | mA | $V_{GS} = -5.0\text{V}$, $V_{DS} = -25\text{V}$ |
| | | -100 | -240 | - | | $V_{GS} = -10\text{V}$, $V_{DS} = -25\text{V}$ |
| $R_{DS(\text{ON})}$ | Static drain-to-source on-state resistance | - | 85 | - | Ω | $V_{GS} = -5.0\text{V}$, $I_D = -5\text{mA}$ |
| | | - | 80 | 125 | | $V_{GS} = -10\text{V}$, $I_D = -10\text{mA}$ |
| $\Delta R_{DS(\text{ON})}$ | Change in $R_{DS(\text{ON})}$ with temperature | - | 0.85 | - | %/°C | $V_{GS} = -10\text{V}$, $I_D = -10\text{mA}$ |
| G_{FS} | Forward transconductance | 25 | 40 | - | mmho | $V_{DS} = -25\text{V}$, $I_D = -10\text{mA}$ |
| C_{ISS} | Input capacitance | - | 40 | 70 | pF | $V_{GS} = 0\text{V}$, |
| C_{OSS} | Common source output capacitance | - | 10 | 20 | | $V_{DS} = -25\text{V}$, |
| C_{RSS} | Reverse transfer capacitance | - | 3.0 | 10 | | f = 1.0MHz |
| $t_{d(\text{ON})}$ | Turn-on time | - | 5.0 | 10 | ns | $V_{DD} = -25\text{V}$, $I_D = -100\text{mA}$, $R_{GEN} = 25\Omega$ |
| t_r | Rise time | - | 8.0 | 10 | | |
| $t_{d(\text{OFF})}$ | Turn-off time | - | 8.0 | 15 | | |
| t_f | Fall time | - | 5.0 | 16 | | |
| V_{SD} | Diode forward voltage drop | - | -0.8 | -1.5 | V | $V_{GS} = 0\text{V}$, $I_{SD} = -0.1\text{A}$ |
| t_{rr} | Reverse recovery time | - | 200 | - | ns | $V_{GS} = 0\text{V}$, $I_{SD} = -0.1\text{A}$ |

Notes:


- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu\text{s}$ pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit




Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature









Maximum Rated Safe Operating Area





Thermal Response Characteristics



Typical Performance Curves (cont.)



3-Lead TO-92 Package Outline (N3)

**Front View****Side View****Bottom View**

| Symbol | | A | b | c | D | E | E1 | e | e1 | L |
|-----------------------|-----|------|------|------|------|------|------|------|------|------|
| Dimension (inches) | MIN | .170 | .014 | .014 | .175 | .125 | .080 | .095 | .045 | .500 |
| | NOM | - | - | - | - | - | - | - | - | - |
| | MAX | .210 | .022 | .022 | .205 | .165 | .105 | .105 | .055 | .610 |

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

©2008 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Doc.# DSFP-VP0550
A042208

Supertex inc.
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 222-8888 / FAX: (408) 222-4895
www.supertex.com