

S1F76610M2E Technical Manual

NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency. All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2008, All rights reserved.

Configuration of product number

DEVICES




Table of Contents

1. DESCRIPTION	
2. FEATURES	
3. BLOCK DIAGRAM	2
4. PIN DESCRIPTION	
4.1 Pin assignment	
4.2 Pin functions	3
5. FUNCTIONAL DESCRIPTION	4
6. ELECTRICAL CHARACTERISTICS	7
6.1 Absolute maximum ratings	7
6.2 Recommended operating conditions	8
6.3 Electrical characteristics	9
6.4 Measuring circuits	10
7. CHARACTERISTIC DATA SHEETS	12
8. APPLIED-CIRCUIT EXAMPLES	17

1. DESCRIPTION

The S1F76610 is a CMOS DC-DC converter with high efficiency and low power consumption.

It consists of two major components: a booster and a stabilizer. The booster assures double boosting output (-3.6 to -12V) or triple boosting output (-5.4 to -18V) for input voltage (-1.8 to -6V).

The stabilizer sets any output voltage. It also provides three types of negative temperature gradients for stabilization output, and it is appropriate for LCD power.

The S1F76610 enables you to drive an IC (liquid crystal driver, analog IC, etc.) that would usually require another power supply in addition to the logic main power, using a single power supply. Therefore, it is suitable for supplying micro-power to compact electrical devices such as hand-held computers with low power consumption.

2. FEATURES

- (1) CMOS DC-DC converter with high efficiency and low power consumption
- (2) Easy conversion from input voltage VIN (-5V) to four types of positive/negative voltages Output + | VIN | (+5V), +2 | VIN | (+10V), 2VIN (-10V), and 3VIN (-15V) from input VIN (-5V)
- (3) Output voltage stabilizer built-in
 Any output voltage settable with external resistor
- (4) Output current ······ Max. 20 mA ($V_{IN} = -5V$)
- (5) Power conversion efficiency ····· Typ. 95%
- (6) Temperature gradient selectable for LCD power 3 types: -0.05%/°C, -0.30%/°C and -0.50%/°C
- (7) Power-off operation by external signal Static current for power-off: Max. 2μA
- (8) Serial connection enabled (VIN = -5V, VOUT = -20V using two ICs)
- (9) Low voltage operation: Appropriate for battery drive
- (10) CR oscillation circuit built-in
- (11) SSOP2-16 pin
- (12) This IC is not designed for strong radiation activity proof.

3. BLOCK DIAGRAM




Fig.3.1 Block diagram

4. PIN DESCRIPTION

4.1 Pin assignment




Fig.4.1 SSOP2-16 pin assignment

4.2 Pin functions

Pin No.	Pin name	Function
1	CAP1+	Positive pin connected to pump-up capacitor for double boosting
2	CAP1-	Negative pin connected to pump-up capacitor for double boosting Next-stage clock for serial connection
4	CAP2+	Positive pin connected to pump-up capacitor for triple boosting
5	CAP2-	Negative pin connected to pump-up capacitor for triple boosting Output pin for double boosting (shorted with Vout)
6	TC1	Temperature gradient collection pin
7	TC2	Temperature gradient selection pin
8	Vin	Power supply pin (Negative side, system GND)
9	Vout	Output pin for triple boosting
10	VREG	Stabilizing voltage output pin
11	RV	Stabilizing voltage adjustment pin Adjusts the VREG output voltage by connecting an intermediate tap of the external volume (3-pin resistor) connected between the VDD and VREG pins to the RV pin.
12	XPoff	VREG output ON/OFF control pin Controls S1F76610 power-off (VREG output power off) by inputting a control signal from the system to this pin.
13	OSC2	Pin connected to oscillation resistor Opened for external clock operation.
15	OSC1	Pin connected to oscillation resistor Functions as a clock input pin for external clock operation
16	VDD	Power supply pin (Positive side, system Vcc)

5. FUNCTIONAL DESCRIPTION

① CR oscillation circuit

The S1F76610 is equipped with a CR oscillation circuit as an internal oscillation circuit, connecting external resistor Rosc for oscillation between the OSC1 and OSC2 pins. (Fig.5.1)




Fig.5.1 CR oscillation circuit

Fig.5.2 External clock operation

Note 1) The oscillation frequency varies depending on the wiring capacity, so the wire between OSC1, OSC2, and Rosc must be short as possible.

To set the external resistor Rosc, first obtain the oscillation frequency fosc that satisfies the maximum efficiency in Fig.7.12 and 7.13, and then obtain Rosc corresponding to the fosc in Fig.7.1. The relation between Rosc and fosc shown in Fig.7.1 is expressed with the following formula, concerning only the straight part $(500k\Omega < Rosc < 2M\Omega)$.

Rosc= A
$$\cdot \frac{1}{\text{fosc}}$$

$$\left(A = \text{Constant :VDD} = 0\text{V, VIN} = -5\text{V} \right)$$
$$\rightarrow A = 2.0 \times 10^{10} \, (\Omega \cdot \text{Hz})$$

Therefore, the Rosc value is obtained from the relational expression above. (Recommended oscillation frequency: 10kHz to 30kHz (Rosc: $2M\Omega$ to $680k\Omega$)

For external clock operation, as shown in Fig.5.2, open the OSC2 pin and input external clocks (duty 50%) from the OSC1 pin.

② Voltage converters (I) and (II)

Voltage converters (I) and (II) perform double boosting and triple boosting for input power voltage VIN using clocks generated in the CR oscillation circuit.

For double boosting, the double input voltage VIN is obtained from the CAP2- pin by connecting an external pump-up capacitor between CAP1+ and CAP1- and an external smoothing capacitor between VIN, CAP2, and CAP2-. For triple boosting, the triple input voltage VIN is obtained from the VOUT pin by connecting an external pump-up capacitor between CAP1+ and CAP1- and between CAP2+ and CAP2-, and connecting an external smoothing capacitor between VIN and VOUT.

Fig. 4.3 and 4.4 show the relationships between input and output voltages, using VDD = 0V and VIN = -5V.




Fig.5.3 Relationships between double boosting voltages

Fig.5.4 Relationships between triple boosting voltages

Note 1) In triple boosting, the double boosting output (-10V) cannot be obtained from the CAP2- pin.

Note 2) When connecting to the system power, CAP2- = -5V is obtained for double boosting output and Vout = -10V is obtained for triple boosting by setting VIN = system power GND; VDD = system power VCC = +5V.

③ Reference voltage generator, voltage stabilizer

The reference voltage generator generates a reference voltage required to operate the voltage stabilizer, and provides a temperature gradient to the reference voltage. There are three types of temperature gradients and the appropriate one is selected by a signal sent from the temperature gradient selection circuit. The voltage stabilizer stabilizer stabilizes boosting output voltage Vout and outputs any voltage. As shown in Fig.5.5, the VREG output voltage can be set to any voltage between the reference voltage VRV and Vout by connecting the external resistor RRV and changing the voltage of the intermediate tap.




Fig.5.5 Voltage stabilizer

The voltage stabilizer, which is equipped with the power-off function, enables VREG output ON/OFF control at timings when the signal is sent from the system (microprocessor, etc.).

When XPOFF = High (VDD), the VREG output is turned ON; when XPOFF = Low (VIN), it is turned OFF. If the VREG output ON/OFF control is not necessary, XPOFF is fixed to High (VDD).

4 Temperature gradient selection circuit

As shown in Table 5.1, the S1F76610 provides three appropriate temperature gradients for LCD driving to VREG output.

Table 5.1 Correspondence between temperature gradients and VREG output ON/OFF

XPoff Note 1)	TC2 Note 1)	TC1 Note 1)	Temperature gradient CT Note 2)	VREG output	CR oscillation circuit	Remarks	
1 (VDD)	Low (Vout)	Low (Vout)	-0.30%/°C	ON	ON	_	
1 (VDD)	Low (Vout)	High (VDD)	-0.05%/°C	ON	ON	_	
1 (VDD)	High (VDD)	Low (Vout)	-0.50%/°C	ON	ON		
1 (VDD)	High (VDD)	High (VDD)	-0.50%/°C	ON	ON OFF Serial of		
						Note 4)	
0 (VIN)	Low (Vout)	Low (Vout)	_	OFF(Hi-Z) Note 3)	OFF	_	
0 (VIN)	Low (Vout)	High (VDD)	_	OFF(Hi-Z) Note 3)	OFF	_	
0 (VIN)	High (VDD)	Low (Vout)	_	OFF(Hi-Z) Note 3)	OFF		
0 (VIN)	Low (VDD)	High (VDD)	_	OFF(Hi-Z)	ON Boosting only		
						Note 5)	

Note 1) The low voltage is different between the XPOFF, TC2, and TC1 pins.

Note 2) The temperature gradient CT is defined in the following formula:

$$CT = \frac{|VREG(50^{\circ}C)| - |VREG(0^{\circ}C)|}{50^{\circ}C - 0^{\circ}C} \times \frac{1}{|VREG(25^{\circ}C)|} (\%/^{\circ}C)$$

Here, | VREG | means VDD - VREG. In Table 5.1, the negative sign assigned to each temperature gradient means that VDD - VREG = |VREG| reduces as the temperature rises.

$$\frac{\Delta |VREG|(T_a)|}{|VREG|} = \frac{|VREG(T_a)| - |VREG(25^{\circ}C)|}{|VREG(25^{\circ}C)|}$$

 $\frac{\Delta \mid \text{VREG} \mid (\text{Ta})}{\mid \text{VREG} \mid} = \frac{\mid \text{VREG}(\text{Ta}) \mid - \mid \text{VREG}(25^{\circ}\text{C}) \mid}{\mid \text{VREG}(25^{\circ}\text{C}) \mid}$ Based on this formula, Fig. 7.19 shows the relationships between $\frac{\Delta \mid \text{VREG} \mid}{\mid \text{VREG} \mid}$ and temperature Ta. In Fig.7.19, the inclination below indicates CT.

$$\left\{ \frac{\Delta \mid VREG \mid (50^{\circ}C)}{\mid VREG \mid} = \frac{\Delta \mid VREG \mid (0^{\circ}C)}{\mid VREG \mid} \right\} / (50^{\circ}C - 0^{\circ}C)$$

Example: When CT = -0.5%/°C is selected;

if VREG output at $T_a = 25^{\circ}\text{C}$ is VREG $(25^{\circ}\text{C}) = -8\text{V}$,

 $\Delta \text{ VREG } / \Delta \text{T} = \text{CT} \cdot | \text{ VREG } (25^{\circ}\text{C}) | = -0.5 \times 10^{-2} \times 8 = -40 \text{mV/}^{\circ}\text{C} \text{ is obtained,}$

the | VREG | value reduces 40mV each time the temperature rises 1°C.

VREG (25°C) = -10V results in Δ |VREG | / Δ T = -50mV/°C.

- Note 3) When the power is off (VREG output: OFF, CR oscillation circuit: OFF), the Vout output voltage is set to $V_{IN} + 0.5V$.
- Note 4) Selecting this mode for serial connection drives the next-stage IC with the first-stage clock, and reduces the power consumption of the next-stage IC. (See item 8 - (4).)

Note 5) This mode is recommended for boosting. It minimizes the current consumption.

6. ELECTRICAL CHARACTERISTICS

6.1 Absolute maximum ratings

H	Ob. a.l	Standar	d value	1114	Demonto
Item	Symbol	Min.	Max.	Unit	Remarks
Input power voltage	Vin	-20/N	VDD+0.3	V	Vin
					N = 2: Double boosting
					N = 3: triple boosting
Input pin voltage	Vı	VIN-0.3	VDD+0.3	V	OSC1, XPoff
		Vout-0.3	VDD+0.3	V	TC1, TC2, RV
Output voltage	Vout	-20	VDD+0.3	V	Vout Note 3)
		Vout	VDD+0.3	V	VREG Note 3)
Output pin voltage 1	VOC1	VIN-0.3	VDD+0.3	V	CAP1+, CAP2+, OSC2
Output pin voltage 2	VOC2	2×VIN-0.3	VDD+0.3	V	CAP1-
Output pin voltage 3	VOC3	3×VIN-0.3	VDD+0.3	V	CAP2-
Allowable dissipation	Pd	_	210	mW	SSOP2-16PIN
Operating temperature	Topr	-40	85	°C	
Storage temperature	Tstg	-55	150	°C	
Soldering temperature and	Tsol	_	260•10	°C•S	Lead part
time					

- Note 1) Exceeding the absolute maximum ratings above may cause a permanent destruction of the IC.

 A long-term operation with the absolute maximum ratings may cause a significant reduction of reliability.
- Note 2) All the voltage values above are based on VDD.
- Note 3) The Vout and VREG output pins output the boosted voltage and stabilized boosted-voltage. No external voltage should therefore be applied to these pins. When being compelled to apply external voltage to the pins for use, it must be in the allowable range of the rated voltages above.


6.2 Recommended operating conditions

Item	Cumbal	Standa	rd value	Unit	Remarks
item	Symbol	Min.	Max.	Unit	Remarks
Boosting start voltage	VSAT1	_	-1.8		Rosc = $1M\Omega$, $C3 \ge 10\mu$ F
				V	CL / C3 ≤ 20
				v	Ta = -40 to 85°C, Note 1)
	VSAT2	_	-2.2		Rosc = $1M\Omega$
Boosting stop voltage	VSTP	-1.8	_	V	Rosc = $1M\Omega$
Output load resistance	RL	RLim Note 2)	_	V	_
Output load current	Іоит	_	20	Ω	_
Oscillation frequency	fosc	10	30	mA	_
External resistor for oscillation	Rosc	680	2000	kHz	_
Boosting capacitor	C1, C2, C3	3.3	_	μF	_
Stabilization-output adjusting resistor	RRV	100	1000	kΩ	_

All the voltages are based on VDD = 0V.

Note 1) For low-voltage (Vin = -1.8 to -2.2V) operation, the recommended circuit is as follows:

Note 2) RLmin varies depending on the input voltage.



D1 (VF (IF = 1mA) \leq 0.6V recommended)

Fig.6.2.1 Recommended circuit for low-voltage operation

6.3 Electrical characteristics

 $T_a = -40$ °C to +85°C $V_{DD} = 0V$, $V_{IN} = -5V$ unless especially specified.

		Standard value				to v, vin = -3 v unless especially	Measuring	
Item	Symbol	Min.	Typ.	Max.	Unit	Conditions	circuit	
Input power voltage	Vin	-6.0		-1.8	V			
Output voltage	Vout	-18.0	_	_	V		_	
Stabilizer output	VREG	-18.0	_	Vrv	V	RL = ∞ , RRV = 1M Ω , VOUT = -18V	2	
voltage								
Stabilizer operating	Vout	-18.0	_	-7.0	V		_	
voltage								
Booster current	lopr1	_	30	60	μΑ	$RL = \infty$, $Rosc = 1M\Omega$	1	
consumption	-							
Stabilized circuit	lopr2	_	10	20	μΑ	RL = ∞ , RRV = 1M Ω , VOUT = -15V	2	
current consumption								
Static current	IQ	_	_	2	μΑ	RL = ∞, OSC1 = VDD,	4	
						Vout = -10V		
Oscillation frequency	fosc	16	20	24	kHz	$Rosc = 1M\Omega$	1	
Output impedance	Rout	_	120	150	Ω	IOUT = 10mA	1)	
Boosting power	Peff	90	95	_	%	IOUT = 5mA	1)	
conversion efficiency								
Note 2)								
Stabilization output	△VREC	<u> </u>	0.1		%/V	-18V < VOUT < -8V, VREG = -8V	2	
Voltage variation	△Vout • \	REG				RL = ∞, Ta = 25°C		
Stabilization output	\triangle VREG	_	5.0		Ω	Vout = -15V, VREG = -8V	2	
Note 3)						$T_a = 25^{\circ}C$, $0 < I_{OUT} < 10mA$,		
Load change	△lout					TC2 = VDD, TC1=VOUT		
Stabilization output	RSAT	_	5.0	_	Ω	RSAT = Δ (VREG - VOUT) / Δ lout	2	
Note 4)						0 < IOUT < 10mA, RV = VDD, Ta =		
Saturated resistance						25°C		
Reference voltage	VRV0	-4.0	-3.0	-2.0	V	TC2 = VOUT, TC1 = VDD, Ta = 25°C		
	VRV1	-2.5	-2.0	-1.5	V	TC2 = TC1 = Vout, Ta = 25°C	2	
	VRV2	-1.3	-1.1	-1.0	V	TC2 = VDD, TC1 = VOUT, Ta = 25°C		
Temperature gradient	CT0	-0.15	-0.05	+0.10	%/°C	CT1,CT2,CT3=		
	CT1	-0.40	-0.30	-0.15	%/°C	((VREG(50°C) - VREG (0°C)	2	
	CT2	-0.60	-0.50	-0.40	%/°C	/ (50°C - 0°C))		
						× (1/ VREG (25°C)) × 100		
Input leak current	Ilki	_	_	2	μΑ	XPoff, TC1, TC2, OSC1, RV pin	3	
Input voltage	ViH	0.3VIN			V	VIN = -1.8 to -6.0V, XPOFF pin		
	VIL			0.7VIN	V	VIN = -1.8 to -6.0V, XPOFF pin		

Note 1) All the voltages are based on VDD = 0V.

Note 2) The values above indicate the conversion efficiency of the booster. When the stabilizer is active, the loss is $(VREG - VOUT) \times IOUT$.

We therefore recommend a method of reducing (VREG - VOUT) as much as possible.


If (VREG - VOUT) × IOUT is high, the stabilizer characteristics vary as the IC temperature rises.

Note 3) See Fig.7.15, 7.16, and 7.17.


Note 4) RSAT indicates the inclination shown in Fig.7.18; VOUT + Δ (VREG - VOUT) indicates the lower limit voltage of the VREG output.

6.4 Measuring circuits


① Booster characteristic measuring circuit




② Stabilizer characteristic measuring circuit



3 Input leak current characteristic measuring circuit



Static-current characteristic measuring circuit



7. CHARACTERISTIC DATA SHEETS




Fig.7.1 Oscillation frequency External resistor for oscillation




Fig.7.3 Booster current consumption - Input voltage




Fig.7.2 Oscillation frequency - Temperature




Fig.7.4 Output voltage - Output current




Fig.7.5 Output voltage - Output current




Fig.7.7 Power conversion efficiency Output current
Input current - Output current




Fig.7.6 Output voltage - Output current




Fig.7.8 Power conversion efficiency Output current
Input current - Output current




Fig.7.9 Power conversion efficiency Output current
Input current - Output current

400

350

300 250

200

150

100

50

Rout [公]




Fig.7.11 Output impedance - Input voltage

VIN [V]




Fig.7.10 Output impedance - Input voltage






Fig.7.12 Power conversion efficiency - Oscillation frequency



Power conversion efficiency -Oscillation frequency



100000




Fig.7.15 Output voltage - Output voltage




Fig.7.16 Output voltage - Output voltage




Fig.7.17 Output voltage - Output voltage




Fig.7.18 Stabilization output saturated resistance - Output current




Fig.7.19 Output voltage - Temperature

8. APPLIED-CIRCUIT EXAMPLES

(1) Double boosting and Triple boosting

Fig. 8.1 shows a connection example for obtaining the triple boosting output for input voltage by running only the booster. For double boosting, remove capacitor C2 and short between the CAP2- (No.5) and Vo (No.9) pins; double boosting (-10V) is obtained from Vo (CAP2-).




Fig.8.1 Triple boosting

8. APPLIED-CIRCUIT EXAMPLES

(2) Triple boosting + Stabilizer

1) Fig.8.1 shows an applied-circuit example for stabilizing the boosting output obtained by double boosting and triple boosting through the stabilizer and providing the temperature gradient to the VREG output through the temperature gradient selection circuit. This applied-circuit example can indicate two outputs from Vo and VREG at the same time. Using the double boosting described in item (1) "Double Boosting and triple Boosting" enables double boosting + stabilizer.




Fig.8.2 Triple boosting + Stabilizer operation (Temperature gradient = -0.3%/°C)

Note 1) The RV pin (No.11) has high input impedance. If the wire is long, use a shield wire to prevent a noise.

To reduce the influence by a noise, lower the RRV value. (However, the RRV current consumption will increase.)

Note 2) The VREG output voltage must be within $|VO| - |VREG| \le 10V$. The set voltage is obtained from the following formula:

$$V_{REG} = \frac{R_{RV}}{R_1} \times V_{RV}$$

(3) Parallel connection

As shown in Fig.8.3, multi-connection reduces output impedance Ro. Therefore, a configuration of n parallel connections lowers Ro to 1/n. Smoothing capacitor C3, which is a single device, is shared by those connections.

To obtain stabilization output after parallel connections, apply the connection shown in Fig.8.2 to only one of the n parallel connections shown in Fig.8.3.




Fig.8.3 Parallel connection




Fig.8.4 Output voltage - Output current

(4) Serial connection

The serial connection in the S1F76610 (connecting VIN and VOUT in the pre-stage to VDD and VIN in the next stage respectively) further increases output voltage. However, the serial connection raises output impedance. Fig.8.5 shows a serial connection example for obtaining VOUT = -20V from VIN = -5V to stabilize output voltage.




Fig.8.5 Serial connection




Fig.8.6 Output voltage - Output current

Note 1) < Notes on load connection>

As shown in Fig.8.5, when connecting load between VDD (or other voltage above VDD') and VREG in serial connection, take care of the following points:

When the IC is activated or no normal output is generated at the VREG pin like VREG by the XPOFF signal, current is supplied from VDD (or other voltage above VDD') to the VREG pin through the load. If the voltage exceeds the absolute maximum rating above VDD' at the VREG pin, the IC may fail normal operation. For serial connection, as shown in Fig.8.5, connect diode D1 between VI' and VREG so that the voltage above VDD' is not applied to the VREG pin.

Note 2) In Fig.8.5, the first stage is assigned to double boosting and the next-stage to triple boosting; however, triple boosting is available for both the first and next stages unless the input voltage VDD' - VI' in the next stage exceeds the standard value (6V). For serial connection, each IC must be designed in conformity with the standard (VDD - $VI \le 6V$, VDD - $VO \le 18V$). (See Fig.8.7.)




Fig.8.7 Power system in serial connection

- Note 3) When double boosting is provided in the first stage, the first-stage CAP1- output can be used as a next-stage clock; however, when triple boosting is provided, it cannot be used as a next-stage clock. Therefore, to obtain a next-stage clock, mount Rosc in the external side and use an internal oscillator. As shown in Table 5.1, the next-stage external clock operation by the pre-stage CAP1- output is available only for temperature gradient CT = -0.5%/°C. If another temperature gradient is required, use an internal oscillator like the above.
- Note 4) In serial connection, the temperature gradient is provided to the VDD VREG voltage (VDD' VREG in Fig.8.7) of the IC in which the stabilizer is active. The VREG value changes depending on the temperature as follows:

$$VREG = \frac{\Delta |VREG|}{\Delta T} = CT(VDD'-VREG)(25^{\circ}C)$$

(5) Positive-voltage exchange

The S1F76610 converts input voltage to positive voltage for double boosting or triple boosting through the circuit shown in Fig.8.8. (For double boosting, remove capacitor C2 and short both ends of D3.)

However, output voltage Vo lowers by forward voltage VF of the diode. For example, as shown in Fig.8.8, VDD = 0V; VI = -5V; and VF = 0.6V results in Vo = $10V - 3 \times 0.6V = 8.2V$ (5V -2 × 0.6V = 3.8V for double boosting).




Fig.8.8 Positive-voltage conversion




Fig.8.9 Output voltage - Output current

(6) Negative-voltage conversion + Positive-voltage conversion

Combining the triple boosting (Fig.8.1) with the positive voltage conversion (Fig.8.8) generates the circuit shown in Fig.8.9, and outputs -15V and +8.2V from -5V input.

In this case, the output impedance is higher than that for negative voltage conversion only or positive voltage conversion only.




Fig.8.9 Negative-voltage conversion + Positive-voltage conversion




Fig.8.10 Voltage relations at VDD = 0V and VIN = -5V




Fig.8.11 Output voltage - Output current




Fig.8.12 Output voltage - Output current

(7) Example of changing the temperature gradient with an external temperature sensor (thermistor)

The S1F76610, which is equipped with the temperature gradient selection circuit in the stabilizer, enables you to select three types of temperature gradients (-0.05%/°C, -0.3%/°C, and -0.5%/°C as VREG output. If the other temperature gradient is required, as shown in Fig.8.13, connect a thermistor to resistor RRV (for output voltage adjustment) in series; you can change the temperature gradient to any value.




Fig.8.13 Temperature gradient change example

For a connection other than pins 10, 11, and 16, follow Fig.8.2. For pins 6 and 7, select a lower temperature gradient than the one to be changed from Table 5.1.




Fig.8.14 Output voltage - Temperature

Note 1) The relation between RT and VREG is indicated as follows:

$$VDD - VREG = \frac{RRV + RT}{R1} \times (VDD - VRV)$$

Using a thermistor as RT increases the temperature gradient for VDD - VREG.

Note 2) The temperature characteristics of the thermistor indicate the nonlinearity; however, connecting resistor RP to the thermistor in parallel changes nonlinear characteristics to linear characteristics.

EPSON

International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS

2580 Orchard Parkway San Jose , CA 95131,USA

Phone: +1-800-228-3964 FAX: +1-408-922-0238

SALES OFFICES

Northeast

301 Edgewater Place, Suite 210 Wakefield, MA 01880, U.S.A.

EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-89-14005-0 FAX: +49-89-14005-110

ASIA

EPSON (CHINA) CO., LTD.

23F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA

Phone: +86-10-6410-6655 FAX: +86-10-6410-7320

SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA

Phone: +86-21-5423-5522 FAX: +86-21-5423-5512

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 FAX: +852-2827-4346

Telex: 65542 EPSCO HX

EPSON Electronic Technology Development (Shenzhen) LTD.

12/F, Dawning Mansion, Keji South 12th Road,

Hi- Tech Park, Shenzhen

Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road,

Taipei 110

EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place,

#03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong

Youngdeungpo-Ku, Seoul, 150-763, KOREA

Phone: +82-2-784-6027 FAX: +82-2-767-3677

GUMI OFFICE

2F, Grand B/D, 457-4 Songjeong-dong,

Gumi-City, KOREA

Phone: +82-54-454-6027 FAX: +82-54-454-6093

SEIKO EPSON CORPORATION SEMICONDUCTOR OPERATIONS DIVISION

IC Sales Dept.

IC International Sales Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117