

# QUAD/DUAL N-CHANNEL DEPLETION MODE EPAD® MATCHED PAIR MOSFET ARRAY

 $V_{GS(th)} = -0.4V$ 

#### **GENERAL DESCRIPTION**

ALD114804/ALD114804A/ALD114904/ALD114904A are monolithic quad/dual N-Channel MOSFETS matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications. They are excellent functional replacements for normally-closed relay applications, as they are normally on (conducting) without any power applied, but could be turned off or modulated when system power supply is turned on. These MOSFETS have the unique characteristics of, when the gate is grounded, operating in the resistance mode for low drain voltage levels and in the current source mode for higher voltage levels and providing a constant drain current.

ALD114804/ALD114804A/ALD114904/ALD114904A MOSFETS are designed for exceptional device electrical characteristics matching. As these devices are on the same monolithic chip, they also exhibit excellent temperature tracking characteristics. They are versatile as design components for a broad range of analog applications, such as basic building blocks for current sources, differential amplifier input stages, transmission gates, and multiplexer applications.

Besides matched pair electrical characteristics, each individual MOSFET also exhibits well controlled parameters, enabling the user to depend on tight design limits corresponding to well matched characteristics.

These depletion mode devices are built for minimum offset voltage and differential thermal response, and they are suitable for switching and amplifying applications in single supply (0.4V to + 5V) or dual supply (+/- 0.4V to +/-5V) systems where low input bias current, low input capacitance and fast switching speed are desired. These devices exhibit well controlled turn-off and sub-threshold characteristics and therefore can be used in designs that depend on sub-threshold characteristics.

The ALD114804/ALD114804A/ALD114904/ALD114904A are suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. A sample calculation of the DC current gain at a drain current of 3mA and gate input leakage current of 30pA = 100,000,000. It is recommended that the user, for most applications, connect V+ pin to the most positive voltage potential (or left open unused) and V- and N/C pins to the most negative voltage potential in the system. All other pins must have voltages within these voltage limits.

### **FEATURES**

- Depletion mode (normally ON)
- Precision Gate Threshold Voltages: -0.4V +/- 0.02V
- Nominal RDS(ON) @VGS=0.0V of 5.4KΩ
- Matched MOSFET to MOSFET characteristics
- · Tight lot to lot parametric control
- · Low input capacitance
- V<sub>GS(th)</sub> match (V<sub>OS</sub>) 20mV
- High input impedance  $-10^{12}\Omega$  typical
- Positive, zero, and negative V<sub>GS(th)</sub> temperature coefficient
- DC current gain >108
- · Low input and output leakage currents

#### **ORDERING INFORMATION**


Operating Temperature Range*								
0°C to +	70°C	0°C to +70°C						
16-Pin	16-Pin	8-Pin	8-Pin					
Plastic Dip	SOIC	Plastic Dip	SOIC					
Package	Package	Package	Package					
ALD114804APC	ALD114804ASC	ALD114904APA	ALD114904ASA					
ALD114804 PC	ALD114804SC	ALD114904PA	ALD114904SA					

<sup>\*</sup> Contact factory for industrial temp. range or user-specified threshold voltage values

#### **APPLICATIONS**

- Functional replacement of Form B (NC) relays
- Ultra low power (nanowatt) analog and digital circuits
- Ultra low operating voltage (<0.2V) analog and digital circuits
- · Sub-threshold biased and operated circuits
- Zero power fail safe circuits in alarm systems
- Backup battery circuits
- · Power failure and fail safe detector
- Source followers and high impedance buffers
- Precision current mirrors and current sources
- · Capacitives probes and sensor interfaces
- · Charge detectors and charge integrators
- Differential amplifier input stage
- · High side switches
- · Peak detectors and level shifters
- · Sample and Hold
- · Current multipliers
- · Discrete analog switches and multiplexers
- · Discrete voltage comparators

#### **PIN CONFIGURATION**



Rev 1.0-0506 ©2005 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089-1706 Tel: (408) 747-1155 Fax: (408) 747-1286 www.aldinc.com

## **ABSOLUTE MAXIMUM RATINGS**

Drain-Source voltage, V <sub>DS</sub> —	10.6V
Gate-Source voltage, V <sub>GS</sub>	10.6V
Power dissipation —	500 mW
Operating temperature range PA, SA, PC, SC package ————————————————————————————————————	0°C to +70°C
Storage temperature range	65°C to +150°C
Lead temperature, 10 seconds	+260°C

# **OPERATING ELECTRICAL CHARACTERISTICS**

# V+ = +5V (or open) V- = -5V $T_A = 25^{\circ}C$ unless otherwise specified

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.

		ALD114808A / ALD114908A		ALD110848 / ALD114908					
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Gate Threshold Voltage	VGS(th)	-0.42	-0.40	-0.38	-0.44	-0.40	-0.36	V	$I_{DS} = 1\mu A$ $V_{DS} = 0.1V$
Offset Voltage VGS1-VGS2	Vos		2	5		7	20	mV	IDS =1μA
V <sub>GS1</sub> -V <sub>GS2</sub> Tempco	ΔVOS		5			5		μV/°C	$V_{DS1} = V_{DS2}$
GateThreshold Tempco	ΔVGS(th)		-1.7 0.0 +1.6			-1.7 0.0 +1.6		mV/°C	$\begin{split} &I_D = 1 \mu A \\ &I_D = 20 \mu A, \ \ V_{DS} = 0.1 V \\ &I_D = 40 \mu A \end{split}$
On Drain Current	IDS (ON)		12.0 3.0			12.0 3.0		mA	VGS = +9.1V VGS = +3.6V VDS = +5V
Forward Transconductance	GFS		1.4			1.4		mmho	VGS =+3.6 V VDS = +8.6V
Transconductance Mismatch	∆GFS		1.8			1.8		%	
Output Conductance	GOS		68			68		μmho	VGS =+3.6V V <sub>DS</sub> = +8.6V
Drain Source On Resistance	RDS (ON)		500			500		Ω	V <sub>DS</sub> = 0.1V VGS = +3.6V
Drain Source On Resistance	RDS (ON)		5.4			5.4		ΚΩ	VDS = 0.1V VGS = +0.0V
Drain Source On Resistance Tolerance	ΔRDS (ON)		10			10		%	
Drain Source On Resistance Mismatch	ΔRDS (ON)		0.5			0.5		%	
Drain Source Breakdown Voltage	BVDSX	10			10			V	I <sub>DS</sub> = 1.0μA V <sub>GS</sub> = -1.4V
Drain Source Leakage Current <sup>1</sup>	IDS (OFF)		10	100 4		10	100 4	pA nA	V <sub>GS</sub> = -1.4V, V <sub>DS</sub> =+5V T <sub>A</sub> = 125°C
Gate Leakage Current <sup>1</sup>	IGSS		3	30 1		3	30 1	pA nA	VDS = 0V VGS = +10V T <sub>A</sub> =125°C
Input Capacitance	C <sub>ISS</sub>		2.5			2.5		pF	
Transfer Reverse Capacitance	CRSS		0.1			0.1		pF	
Turn-on Delay Time	ton		10			10		ns	V+ = 5V R <sub>L</sub> = 5KΩ
Turn-off Delay Time	<sup>t</sup> off		10			10		ns	V+ = 5V R <sub>L</sub> = 5KΩ
Crosstalk			60			60		dB	f = 100KHz

Notes: ¹ Consists of junction leakage currents

ALD114804/ALD114804A/ALD114904/ALD114904A

Advanced Linear Devices