

Product data sheet

1. Product profile

1.1 General description

High voltage, high speed, planar passivated NPN power switching transistor in a full pack plastic package.

1.2 Features

- Low thermal resistance
- Isolated package

Fast switching

1.3 Applications

- Electronic lighting ballasts
- Inverters

- DC-to-DC converters
- Motor control systems

1.4 Quick reference data

- $V_{CESM} \le 700 \text{ V}; V_{BE} = 0 \text{ V}$
- Arr P_{tot} \leq 26 W; T_h \leq 25 °C
- $I_C \le 4 \text{ A}$; DC
- \blacksquare h_{FE} = 17 (typical); I_C = 2 A; V_{CE} = 5 V

2. Pinning information

Table 1. Pinning

Pin	Description	Simplified outline	Graphic symbol
1	base		
2	collector	mb	2
3	emitter		1—
mb	isolated		'`_
			3 sym056
			,
		1 2 3	
		SOT186A (TO-220F))



3. Ordering information

Table 2. Ordering information


Type number	Package					
	Name	Description	Version			
PHE13005X	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 'full pack'	SOT186A			

4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CESM}	collector-emitter peak voltage	$V_{BE} = 0 V$	-	700	V
V_{CBO}	collector-base voltage	open emitter	-	700	V
V_{CEO}	collector-emitter voltage	open base	-	400	V
I _C	collector current	DC	-	4	А
I _{CM}	peak collector current		-	8	Α
I _B	base current	DC	-	2	Α
I_{BM}	peak base current		-	4	Α
P _{tot}	total power dissipation	$T_h \le 25$ °C; see Figure 1	-	26	W
T_{stg}	storage temperature		-65	+150	°C
T _j	junction temperature		-	150	°C



······

 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$

Fig 1. Normalized total power dissipation as a function of heatsink temperature

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink	with heatsink compound; see Figure 2	-	-	4.8	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	-	55	-	K/W




Fig 2. Transient thermal impedance from junction to heatsink as a function of pulse duration

6. Isolation characteristics

Table 5. Isolation limiting values and characteristics

 $T_h = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all three terminals to external heatsink; f = 50 Hz to 60 Hz; sinusoidal waveform; relative humidity \leq 65 %; clean and dust free	-	-	2500	V
C _{isol}	isolation capacitance	from pin 2 to external heatsink; f = 1 MHz	-	10	-	pF

7. Characteristics

Table 6. Characteristics

 T_{mb} = 25 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
I _{CES} coll	collector-emitter cut-off current	$V_{BE} = 0 \text{ V}; V_{CE} = V_{CESM}$	[1] -	-	1	mΑ
		V_{BE} = 0 V; V_{CE} = V_{CESM} ; T_j = 100 °C	[1] -	-	5	mΑ
I _{CBO}	collector-base cut-off current	$V_{BE} = 0 \text{ V}; V_{CE} = V_{CESM}$	[1] -	-	1	mΑ
I _{CEO}	collector-emitter cut-off current	$V_{CEO} = V_{CEO(max)} = 400 \text{ V}$	[1] -	-	0.1	mΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = 9 \text{ V}; I_{C} = 0 \text{ A}$	-	-	1	mΑ
V_{CEOsus}	collector-emitter sustaining voltage	$I_B = 0$ A; $I_C = 10$ mA; $L_C = 25$ mH; see Figure 3 and 4	400	-	-	V
V _{CEsat}	collector-emitter saturation	$I_C = 1 \text{ A}; I_B = 0.2 \text{ A}; \text{ see } \frac{\text{Figure } 10}{\text{Figure } 10}$	-	0.1	0.5	V
	voltage	$I_C = 2 \text{ A}$; $I_B = 0.5 \text{ A}$; see Figure 10 and 12	-	0.2	0.6	V
		$I_C = 4 \text{ A}$; $I_B = 1 \text{ A}$; see Figure 10 and 12	-	0.3	1	V
V _{BEsat}	base-emitter saturation voltage	$I_C = 1 A; I_B = 0.2 A$	-	0.85	1.2	V
	$I_C = 2 \text{ A}$; $I_B = 0.5 \text{ A}$; see Figure 11	-	0.92	1.6	V	
h _{FE} DC current ga	DC current gain	I _C = 1 A; V _{CE} = 5 V; see <u>Figure 9</u>	10	20	60	
		I _C = 2 A; V _{CE} = 5 V; see <u>Figure 9</u>	8	17	40	
Dynamic	characteristics					
t _s storage time	Resistive load; $I_{Con} = 2 A$; $I_{Bon} = -I_{Boff} = 0.4 A$; $R_L = 75 \Omega$; $V_{CC} = 250 V$; see Figure 5 and 6	-	2.7	4	μs	
		Inductive load; $I_{Con} = 2$ A; $L_B = 1$ μ H; $V_{BE} = -5$ V; see Figure 7 and 8				
		$I_{Bon} = 0.4 A$	-	1.2	2	μs
		$I_{Bon} = 0.4 \text{ A}; T_j = 100 ^{\circ}\text{C}$	-	1.4	4	μs
t _f	fall time	Resistive load; $I_{Con} = 2 A$; $I_{Bon} = -I_{Boff} = 0.4 A$; $R_L = 75 \Omega$; $V_{CC} = 250 V$; see Figure 5 and 6	-	0.3	0.9	μs
		Inductive load; I_{Con} = 2 A; L_B = 1 μ H; V_{BE} = -5 V; I_{Bon} = 0.4 A; see Figure 7 and 8				
		$I_{Bon} = 0.4 A$	-	0.1	0.5	μs
		$I_{Bon} = 0.4 \text{ A}; T_i = 100 ^{\circ}\text{C}$	-	0.16	0.9	μs

^[1] Measured with half sine-wave voltage (curve tracer).




Fig 3. Test circuit for collector-emitter sustaining voltage





Fig 4. Oscilloscope display for collector-emitter sustaining voltage test waveform



 V_{I} = -6 V to +8 V; V_{CC} = 250 V; t_{p} = 20 $\mu s;$ δ = t_{p} / T = 0.01.

 R_{B} and R_{L} calculated from I_{Con} and I_{Bon} requirements.

Fig 5. Test circuit for resistive load switching





Fig 6. Switching times definitions for resistive load



 V_{CC} = 300 V; V_{BB} = -5 V; L_{C} = 200 μH ; L_{B} = 1 μH

Fig 7. Test circuit for inductive load switching




Fig 9. DC current gain as a function of collector current; typical values





Fig 8. Switching times definitions for inductive load



 $T_j = 25 \, ^{\circ}C$

Fig 10. Collector-emitter saturation voltage; typical values






Fig 11. Base-emitter saturation voltage; typical values



 $I_C/I_B = 4$

Fig 12. Collector-emitter saturation voltage as a function of collector current; typical values



$$\begin{split} &V_{CL(CE)} \leq 1000 \text{ V; } V_{CC} = 150 \text{ V; } V_{BB} = -5 \text{ V;} \\ &L_B = 1 \text{ } \mu\text{H; } L_C = 200 \text{ } \mu\text{H} \end{split}$$

Fig 13. Test circuit for reverse bias safe operating area





Fig 14. Reverse bias safe operating area

NXP Semiconductors PHE13005X

Silicon diffused power transistor



 $T_h \le 25 \, ^{\circ}C$.

Mounted with heatsink compound and (30 \pm 5) N force on the center of the envelope.

- (1) Ptot maximum and Ptot peak maximum lines.
- (2) Second breakdown limits.
- (3) Region of permissible DC operation.
- (4) Extension of operating region for repetitive pulse operation.
- (5) Extension of operating region during turn-on in single transistor converters provided that $R_{BE} \le 100 \Omega$ and $t_p \le 0.6 \mu s$.

Fig 15. Forward bias safe operating area


8. Package information

Epoxy meets requirements of UL94 V-0 at 3.175 mm.

9. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 'full pack'

SOT186A



Notes

- 1. Terminal dimensions within this zone are uncontrolled.
- 2. Both recesses are \varnothing 2.5 \times 0.8 max. depth

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DA		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT186A		3-lead TO-220F			02-04-09 06-02-14	

Fig 16. Package outline SOT186A (3-lead TO-220F)

PHE13005X_1 © NXP B.V. 2008. All rights reserved.



10. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PHE13005X_1	20080515	Product data sheet	-	-

11. Legal information

11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

11.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

PHE13005X

Silicon diffused power transistor

13. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information 2
4	Limiting values
5	Thermal characteristics 3
6	Isolation characteristics 3
7	Characteristics 4
8	Package information 8
9	Package outline 9
10	Revision history
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks11
12	Contact information 11
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

