# Low Profile Overvoltage Protection IC with Integrated MOSFET

This device represents a new level of safety and integration by combining an overvoltage protection circuit (OVP) with a 30 V P-channel power MOSFET, a low  $V_{CE(SAT)}$  transistor, and low  $R_{DS(on)}$  power MOSFET or charging. The OVP is specifically designed to protect sensitive electronic circuitry from overvoltage transients and power supply faults. During such events, the IC quickly disconnects the input supply from the load, thus protecting it. The integration of the additional transistor and power MOSFET reduces layout space and promotes better charging performance.

The IC is optimized for applications that use an external AC-DC adapter or a car accessory charger to power a portable product or recharge its internal batteries.

#### Features

- Overvoltage Turn-Off Time of Less Than 1.0 μs
- Accurate Voltage Threshold of 6.85 V, Nominal
- Undervoltage Lockout Protection; 2.8 V, Nominal
- High Accuracy Undervoltage Threshold of 2.0%
- -30 V Integrated P-Channel Power MOSFET
- Low  $R_{DS(on)} = 50 \text{ m}\Omega @ -4.5 \text{ V}$
- High Performance –12 V P–Channel Power MOSFET
- Single-Low V<sub>ce(sat)</sub> Transistors as Charging Power Mux
- Compact 3.0 x 4.0 mm QFN Package
- Maximum Solder Reflow Temperature @ 260°C
- This is a Pb–Free Device

#### Benefits

- Provide Battery Protection
- Integrated Solution Offers Cost and Space Savings
- Integrated Solution Improves System Reliability
- Optimized for Commercial PMUs from Top Suppliers

#### Applications

- Portable Computers and PDAs
- Cell Phones and Handheld Products
- Digital Cameras



# **ON Semiconductor®**

http://onsemi.com

MARKING DIAGRAM



L

Y

● NUS 6189 ALYW■

NUS6189 = Specific Device Code

- A = Assembly Location
  - = Wafer Lot
  - = Year
- W = Work Week
- = Pb-Free Package


(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUS6189MNTWG	QFN22 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Semiconductor Components Industries, LLC, 2008
October, 2008 – Rev. 0





#### FUNCTIONAL PIN DESCRIPTIONS

Pin	Function	Description	
1	Source 1	This pin is the source of MOSFET1 and connects to the more negative Vsense pin of the PMIC and to the more negative side of the current sense resistor.	
2, 16, 17, 21, 22	Batt	These pins are the drain of MOSFET2 and connect to the battery and the Vbat pin of the PMIC.	
3	Base	The base of the internal bipolar transistor is connected to this pin. It connects to the Charge Control pin of the PMIC.	
4, 5, 6, 7	Collector	The collector of the internal bipolar transistor connects to these pins and should be connected to the more positive side of the current sense resistor as well as the more positive Vsense pin of the PMIC.	
8	Emitter	This pin is connected to the emitter of the bipolar transistor. It should be connected externally to the $OVP_{OUT}$ pins.	
9, 11, 13	OVP <sub>OUT</sub>	These pins are the output of the OVP circuit. Internally they connect to the drain of MOSFET2. These pins connect externally to the Vcharge pin of the PMIC.	
10	Gate2	This pin is the gate of MOSFET2. It is not normally connected to external circuitry.	
12	Source 2	The source of the OVP FET is connected to this pin. This pin needs to be connected to pins 14 & 15.	
14	V <sub>CC</sub>	This pin is the $V_{CC}$ pin of the OVP chip. It needs to be connected to pins 12 and 15.	
15	V <sub>IN</sub>	This pin senses the output voltage of the charger. If the voltage on this input rises above the over- voltage threshold ( $V_{TH}$ ), the OVP <sub>OUT</sub> pin will be driven to within 1.0 V of $V_{IN}$ , thus disconnecting the FET. The nominal threshold level is 6.85 V. This pin needs to be connected to pins 12 and 14.	
18	Gate1	This pin is the gate of MOSFET1. It connects to the Bat FET pin of the PMIC.	
19	Gnd	This is the ground reference pin for the OVP chip.	
20	Control	This logic signal is used to control the state of OVP <sub>OUT</sub> and turn–on/off the P–channel MOSFET. A logic level high results in the OVP <sub>OUT</sub> signal being driven to within 1.0 V of VCC which turns off MOSFET2. If this pin is not used, it should be connected to ground.	

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
V <sub>IN</sub> to Ground	V <sub>IN</sub>	-0.3 to 30	V
Gate2 Voltage to Ground	V <sub>G2</sub>	-0.3 to 30	V
Control Pin to Ground	V <sub>CNTRL</sub>	-0.3 to 13	V
Shunt Voltage (OVP <sub>OUT</sub> to Batt)	V <sub>shunt</sub>	12	V
Maximum Power Dissipation (T <sub>A</sub> = 50°C, Notes 1 & 3)	PD	1.2	W
Thermal Resistance, Junction-to-Air (Note 1) Average $\theta$ for chip, minimum copper Maximum $\theta$ for power device, minimum copper Average $\theta$ , for chip (Note 2) Maximum $\theta$ for power device (Note 1) Average $\theta$ for chip (Note 1) Maximum $\theta$ for power device (Note 1)	θ <sub>J-A</sub>	137 145 98 103 77 82	°C/W
Operating Case Temperature (Note 4)	T <sub>Cmax</sub>	125	°C
Operating Ambient Temperature (P <sub>D</sub> = 0.5 W, Note 1)	T <sub>Amb</sub>	109	°C
Operating Junction Temperature (All Dice)	T <sub>Jmax</sub>	150	°C
Thermal Resistance Junction-to-Case (Note 4)	$\Psi_{JC}$	30	°C/W
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C
Continuous Input Current (T <sub>A</sub> = 50°C, Notes 1 & 3)	I <sub>max</sub>	2.6	А
Gate-to-Source Voltage MOSFET1	V <sub>GS1</sub>	±8.0	V
Drain-to-Source Voltage MOSFET1	V <sub>DS1</sub>	-12	V
Drain-to-Source Voltage MOSFET2	V <sub>DS2</sub>	-30	V
Collector-Emitter Voltage BJT	V <sub>CEO</sub>	-20	V
Collector-Base Voltage BJT	V <sub>CBO</sub>	-20	V
Emitter-Base Voltage BJT	V <sub>EBO</sub>	-7.0	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface-mounted on FR4 board using 1 inch sq pad size (Cu area = 1.127 in sq [1 oz] including traces). 2. Surface-mounted on FR4 board using 0.25 inch sq pad size (Cu area = 0.37 in sq [1 oz] including traces). 3. V<sub>IN</sub> = 6.0 V, all power devices fully enhanced. 4. Surface-mounted on FR4 board using 400 mm sq pad size, 4 oz Cu, P<sub>D</sub> < 800 mW.

Characteristic	Symbol	Min	Тур	Max	Unit
DVP THRESHOLD					
Input Threshold (V <sub>IN</sub> Increasing)	V <sub>th</sub>	6.65	6.85	7.08	V
Input Hysteresis (V <sub>IN</sub> Decreasing)	V <sub>hyst</sub>	50	150	200	mV
Input Impedance (V <sub>IN</sub> = V <sub>th</sub> )	R <sub>IN</sub>	70	150	_	kΩ
CONTROL INPUT			1		
Control Voltage High (Output On)	V <sub>cntrlHI</sub>	1.50	_	_	V
Control Voltage Low (Output Off)	V <sub>cntrlLO</sub>	_	_	0.50	V
Control Current High ( $V_{ih} = 5.0 \text{ V}$ )	l <sub>ih</sub>	-	95	200	μA
Control Current Low (V <sub>il</sub> = 0.5 V)	lil		10	_	μΑ
DVP GATE DRIVE VOLTAGE					
Gate2 Voltage High (V <sub>IN</sub> = 8.0 V; I <sub>Source</sub> = 10 mA)	V <sub>oh</sub>	V <sub>IN</sub> – 1.0	_	_	V
Gate2 Voltage High (V <sub>IN</sub> = 8.0 V; I <sub>Source</sub> = 0.25 mA)	011	V <sub>IN</sub> – 0.25	_	-	
Gate2 Voltage High (V <sub>IN</sub> = 8.0 V; I <sub>Source</sub> = 0 mA)		$V_{IN} - 0.1$	_	_	
Gate2 Voltage Low	V <sub>ol</sub>	-	—	0.10	V
(V <sub>IN</sub> = 6.0 V; I <sub>Sink</sub> = 0 mA, Control = 0 V)					
Gate2 Sink Current (V <sub>IN</sub> < V <sub>Th</sub> , OVP <sub>OUT</sub> = 1.0 V, Note 5)	I <sub>Sink</sub>	10	33	50	μA
<b>FIMING</b>			1		1
Turn on Delay – Input	t <sub>on_IN</sub>	-	—	10	μs
$(V_{IN} \text{ stepped down from 8 to 6 V; measured at 50% point of OVP_{OUT}, Note 5)$			0.5		
Turn off Delay – Input (VIN stepped up from 6.0 to 8.0 V; CL = 12 nF Output > VIN – 1.0 V)	t <sub>off_IN</sub>	_	0.5	1.0	μs
Turn on Delay – Control (Control signal stepped down from 2.0 to 0.5 V; measured to 50% point of $\text{OVP}_{\text{OUT}}$ , Note 5)	t <sub>on_CT</sub>	-	_	10	μS
Turn off Delay – Control (Control signal stepped up from 0.5 to 2.0 V; $C_{L}$ = 12 nF Output > V_{IN} –1.0 V)	t <sub>off_CT</sub>	-	1.0	2.0	μS
TOTAL DEVICE					
V <sub>IN</sub> Operating Voltage Range (Note 5)	V <sub>IN</sub>	3.0	4.8	25	V
Input Bias Current	I <sub>Bias</sub>	-	0.75	1.0	mA
Undervoltage Lockout (V <sub>IN</sub> Decreasing)	V <sub>Lock</sub>	2.5	2.8	3.0	V
<b>DVP FET (MOSFET2)</b> (T <sub>J</sub> = 25°C, $V_{CC}$ = 6.0 V, unless otherwise specified)					
Voltage Drop (V <sub>IN</sub> to OVP <sub>OUT</sub> , V <sub>GS</sub> = -4.5 V)					
$I_{Load} = 0.6 A$	V <sub>OVP</sub>	-	33	54	mV
I <sub>Load</sub> = 1.0 A I <sub>Load</sub> = 1.0 A, T <sub>J</sub> = 150°C (Note 5)		_	66 90	100 135	
On Resistance	Provide		00	100	mΩ
I <sub>Load</sub> = 0.6 A	R <sub>DS(on)</sub>	_	50	90	11152
$I_{Load} = 1.0 \text{ A}$		_	52	100	
I <sub>Load</sub> = 1.0 A, T <sub>J</sub> = 150°C (Note 5)		-	90	135	
Off State Leakage Current	I <sub>Leak</sub>	-	-0.1	-1.0	μA
$T_{J} = 125^{\circ}C$		-	-	-100	
<b>CHARGING BJT</b> ( $T_J = 25^{\circ}C$ , unless otherwise specified)					
Collector-Emitter Cutoff Current (V <sub>CES</sub> = -20 V, Note 5)	I <sub>CES</sub>	-	-	-0.1	μA
DC Current Gain (I <sub>B</sub> = -2.0 mA, $V_{CE}$ = -2.0 V, Note 6)	h <sub>fe</sub>	180	-	_	-
Collector-Emitter Saturation Voltage					
$I_{\rm C} = -1.0  {\rm A},  I_{\rm B} = -0.01  {\rm A}$	V <sub>CE(sat)</sub>	-	-0.10	-0.12	V
I <sub>C</sub> = -1.0 A, I <sub>B</sub> = -0.1 A		-	-0.069	-0.09	


Characteristic	Symbol	Min	Тур	Max	Unit
Input Capacitance (V <sub>EB</sub> = -0.5 V, f = 1.0 MHz, Note 5)	C <sub>ibo</sub>	-	240	400	pF
Output Capacitance ( $V_{CB}$ = -3.0 V, f = 1.0 MHz, Note 5)	C <sub>obo</sub>	-	50	100	pF
CHARGING FET (MOSFET1) ( $T_J = 25^{\circ}C$ , unless otherwise specified)					
Voltage Drop Across FET					
V <sub>GS</sub> = -4.5 V, I <sub>Load</sub> = 1.0 A	V <sub>DS</sub>	-	32	40	mV
V <sub>GS</sub> = -2.5 V, I <sub>Load</sub> = 1.0 A		—	44	50	
$V_{GS}$ = -4.5 V, I <sub>Load</sub> = 1.0 A, T <sub>J</sub> = 150°C (Note 5)		-	62	70	
On Resistance	R <sub>DS(on)</sub>				mV
V <sub>GS</sub> = -4.5 V, I <sub>Load</sub> = 1.0 A		-	32	40	
V <sub>GS</sub> = -2.5 V, I <sub>Load</sub> = 1.0 A		_	44	50	
$V_{GS}$ = -4.5 V, $I_{Load}$ = 1.0 A, $T_{J}$ = 150°C, (Note 5)		-	62	70	
Off State Leakage Current (Note 5)	I <sub>Leak</sub>	-	-0.1	-1.0	μA
$T_{J} = 125^{\circ}C$		-	-	-10	
Input Capacitance	C <sub>ISS</sub>	-	1330	-	pF
Output Capacitance	C <sub>OSS</sub>	_	200	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	_	115	-	pF
Total Gate Charge (Note 5)	Q <sub>G(TOT)</sub>	_	13	15.7	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	-	1.5	-	nC
Gate-to-Source Charge	Q <sub>GS</sub>	-	2.2	-	nC
Gate-to-Drain Charge	Q <sub>GD</sub>	-	2.9	-	nC
Gate Resistance	R <sub>G</sub>	-	14.4	-	Ω
Forward Transconductance ( $V_{DS}$ = -6 V, $I_{D}$ = 1.0 A)	9 <sub>fs</sub>	_	0.9	-	S
Gate Threshold Voltage (V_{GS} = V_{DS}, I_D = -250 $\mu A)$	V <sub>GS(th)</sub>	-0.45	-0.67	-1.1	V
Negative Threshold Temperature Coefficient	V <sub>GS(th)</sub> /T <sub>J</sub>	_	2.7	_	mV/ °C

Guaranteed by design.
 Pulsed Condition: Pulse Width = 300 us, Duty Cycle ≤ 2%.







#### TYPICAL CHARACTERISTICS - 12V, P-CHANNEL MOSFETS (MOSFET1 - CHARGING)




TYPICAL CHARACTERISTICS - 12V, P-CHANNEL MOSFETS (MOSFET1 - CHARGING)







#### **TYPICAL CHARACTERISTICS - SINGLE PNP TRANSISTOR (BJT - CHARGING)**




**TYPICAL CHARACTERISTICS - SINGLE PNP TRANSISTOR (BJT - CHARGING)** 

Figure 23. Safe Operating Area

#### **TYPICAL PERFORMANCE CURVES – OVERVOLTAGE PROTECTION IC**

(T<sub>A</sub>= 25°C, unless otherwise specified)






Figure 26. Typical Maximum Drain Peak Current vs Pulse Width (Non-repetitive Single Pulse,  $V_{GS}$  = 10 V,  $T_A$  = 25°C)

## TYPICAL PERFORMANCE CURVES - 30V, P-CHANNEL MOSFET (MOSFET2 - OVP)

(T<sub>A</sub>= 25°C, unless otherwise specified)





Figure 29. Drain-to-Source Leakage Current vs. Voltage

Figure 30. Diode Forward Voltage vs. Current

#### PACKAGE DIMENSIONS

QFN22, 3x4, 0.5P CASE 485AT-01 **ISSUE B** 




1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

CONTROLLING DIMENSION: MILLIMETERS. DIMENSION 6 APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α	0.80	0.90	1.00
A1	0.00	0.025	0.05
A3	(	0.20 REI	
b	0.20	0.25	0.30
D	(	3.00 BS0	2
D2	1.45	1.50	1.55
D3	0.52	0.57	0.62
D4	1.02	1.07	1.12
E	4	4.00 BS0	0
E2	1.05	1.10	1.15
E3	1.30	1.35	1.40
E4	1.40	1.45	1.50
е	(	0.50 BS0	0
K	0.25		
L	0.30	0.325	0.35
L1			0.15
G	1.35	1.40	1.50
G1	0.95	1.05	1.15
G2	0.855	0.885	0.915

#### SOLDERING FOOTPRINT\*



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative