



## **HEXFET® Power MOSFET**

- Dynamic dv/dt Rating
- Current Sense
- Isolated Central Mounting Hole
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements






## **Description**

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The HEXSense device provides an accurate fraction of the drain current through the additional two leads to be used for control or protection of the device. These devices exhibit similar electrical and thermal characteristics as their IRF-series equivalent part numbers. The provision of a kelvin source connection effectively eliminates problems of common source inductance when the HEXSense is used as a fast, high-current switch in non current-sensing applications.



## **Absolute Maximum Ratings**

	Parameter	Max.	Units
l <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10 V	70*	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, VGS @ 10 V	64	Α
I <sub>DM</sub>	Pulsed Drain Current ①	360	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	230	W
	Linear Derating Factor	1.5	W/°C
V <sub>G</sub> S	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	640	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
TJ	Operating Junction and	-55 to +175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units
Rejc	Junction-to-Case	_		0.65	
Recs	Case-to-Sink, Flat, Greased Surface		0.24	_	∘C\M
ReJA	Junction-to-Ambient			40	· '



## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	60	_	_	V	V <sub>GS</sub> =0V, I <sub>D</sub> = 250μA
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.056	_	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	_	<b>—</b>	0.014	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =54A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	<u> </u>	4.0	٧	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	25	_		S	V <sub>DS</sub> =25V, I <sub>D</sub> =54A @
la co	Drain-to-Source Leakage Current	_		25	0	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V
loss	Drain-to-Source Leakage Current	_		250	μА	V <sub>DS</sub> =48V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
lasa	Gate-to-Source Forward Leakage	_	_	100	пA	V <sub>GS</sub> =20V
lgss	Gate-to-Source Reverse Leakage	_	_	-100	Ĭ	V <sub>GS</sub> =-20V
$Q_g$	Total Gate Charge	_		160		I <sub>D</sub> =64A
$Q_{gs}$	Gate-to-Source Charge	-		48	nC	V <sub>DS</sub> =48V
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	_		54		$V_{GS}$ =10V See Fig. 6 and 13 $\oplus$
t <sub>d(on)</sub>	Turn-On Delay Time		20			V <sub>DD</sub> =30V
tr	Rise Time	_	160		ns	I <sub>D</sub> =64A
t <sub>d(off)</sub>	Turn-Off Delay Time	_	83	_	110	R <sub>G</sub> =6.2Ω
tf	Fall Time	_	150	-		R <sub>D</sub> =0.45Ω See Figure 10 @
Lo	Internal Drain Inductance	_	5.0	l	nН	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	_	13		"""	from package and center of die contact
Ciss	Input Capacitance	_	4500			V <sub>GS</sub> =0V
Coss	Output Capacitance	_	2000		рF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance	-	300			f=1.0MHz See Figure 5
r	Current Sensing Ratio	2190	_	2430		I <sub>D</sub> =90A, V <sub>GS</sub> =10V
Coss	Output Capacitance of Sensing Cells	-	9.0	_	рF	V <sub>GS</sub> =0V, V <sub>DS</sub> = 25V, f=1.0MHz

# **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)		_	70*	Α	MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	_		360		integral reverse G Cun p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage	_	-	2.5	٧	T <sub>J</sub> =25°C, I <sub>S</sub> =90A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time		270	540	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =64A
Q <sub>rr</sub>	Reverse Recovery Charge	_	1.1	2.2	μC	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)			

#### Notes:

- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ Isp≤90A, di/dt≤300A/ $\mu$ s, V<sub>DD</sub>≤V(BR)DSS, TJ≤175°C
- ② V<sub>DD</sub>=25V, starting T<sub>J</sub>=25°C, L=92 $\mu$ H R<sub>G</sub>=25Ω, I<sub>AS</sub>=90A (See Figure 12)
- ④ Pulse width ≤ 300  $\mu$ s; duty cycle ≤2%.
- \* Current limited by the package, (Die Current =90A)






Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, T<sub>C</sub>=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit




Fig 14. Peak Diode Recovery dv/dt Test Circuit




Fig 15. Typical HEXSense Ratio Vs. Junction Temperature




Fig 16. Typical HEXSense Ratio Vs. Drain Current





Fig 17. Typical HEXSense Ratio Vs. Gate Voltage



M1, M2 = HIGH SPEED DIGITAL VOLTMETERS

Fig 18. HEXSense Ratio Test Circuit




Fig 19. HEXSense Sensing Cell Output Capacitance Test Circuit

Appendix B: Package Outline Mechanical Drawing - See page 1512

Appendix C: Part Marking Information - See page 1517



Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>