



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package		
BV _{DGS}	(max)	(min)	TO-92		
120V	6.0Ω	1.0A	VN1206L		

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- ☐ Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



11/12/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	$ heta_{ extsf{jc}}$ $^{\circ}$ C/W	$ heta_{\sf ja}$ °C/W	l _{DR} *	I _{DRM}
TO-92	0.23A	2.0A	1W	125	170	0.23A	2.0A

 I_D (continuous) is limited by max rated T_i .


Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	120			V	$V_{GS} = 0V, I_{D} = 100 \mu A$	
V _{GS(th)}	Gate Threshold Voltage	0.8		2.0	V	$V_{GS} = V_{DS}, I_D = 1mA$	
I _{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 15V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			10		V _{GS} = 0V, V _{DS} = Max Rating	
				500	μΑ	$V_{GS} = 0V$, $V_{DS} = Max$ Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current	1.0			Α	V _{GS} = 10V, V _{DS} = 10V	
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance			10	Ω	$V_{GS} = 2.5V, I_D = 0.1A$	
				6.0		$V_{GS} = 10V, I_D = 0.5A$	
G _{FS}	Forward Transconductance	300			mʊ	$V_{DS} = 10V, I_{D} = 0.5A$	
C _{ISS}	Input Capacitance			125			
C _{OSS}	Common Source Output Capacitance			50	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance			20		1 - 1 Will 2	
t _r	Rise Time			8.0			
t _{d(ON)}	Turn-ON Delay Time			8.0	ns	$V_{DD} = 60V, I_{D} = 0.4A$	
t _f	Fall Time			12	115	$R_{GEN} = 25\Omega$	
t _{d(OFF)}	Turn-OFF Delay Time			18			
V _{SD}	Diode Forward Voltage Drop		1.2		V	$I_{SD} = 0.25A, V_{GS} = 0V$	

Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





11/12/01