

Vishay Siliconix

## N-Channel 25-V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a, g</sup>	Q <sub>g</sub> (Typ.)		
25	0.0094 at $V_{GS} = 10 \text{ V}$	20	8 nC		
	$0.012 \text{ at V}_{GS} = 4.5 \text{ V}$	20			

# PowerPAK SO-8 **Bottom View**

Ordering Information: SiR874DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Gen III Power MOSFET
- Low Thermal Resistance PowerPAK® Package with Low 1.07 mm Profile
- Optimized for High-Side Synchronous Operation



RoHS

COMPLIANT

HALOGEN



- 100 % UIS Tested
- Compliant to RoHS Directive 2002/96/EC

### **APPLICATIONS**

- Notebook CPU Core - High-Side Switch
- Game Machine DC/DC High-Side
- Server DC/DC High-Side

N-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	$V_{DS}$	25	V		
Gate-Source Voltage	$V_{GS}$	± 20			
-	T <sub>C</sub> = 25 °C		20 <sup>g</sup>		
Ocations Ducis Ocament (T., 150.00)	T <sub>C</sub> = 70 °C		20 <sup>g</sup>		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	15 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		12 <sup>b, c</sup>		
Pulsed Drain Current		I <sub>DM</sub>	50	A	
Ocations of Ocase Busin Binds Ocases	T <sub>C</sub> = 25 °C		20 <sup>g</sup>		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.2 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	20		
Avalanche Energy	L = 0.1 IIII	E <sub>AS</sub>	20	mJ	
	T <sub>C</sub> = 25 °C		29.8		
Maximum Dawar Dissination	T <sub>C</sub> = 70 °C		19.0	10/	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.9 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C		2.5 <sup>b, c</sup>		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	0.0	
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			260	- °C	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	$R_{thJA}$	27	32	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	3.5	4.2	- C/VV	

#### Notes:

- a. Base on T<sub>C</sub> = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 70 °C/W.
- g. Packaged Limited.

Document Number: 64813 S09-0663-Rev. A, 20-Apr-09

## SiR874DP

## Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static					l	L
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$	25			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L = 250 uA		34		mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 4.7		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.1		2.2	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zana Oaka Walka na Burin Oanna i	I <sub>DSS</sub>	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$			1	
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μΑ
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	0.0075 0.0		0.0094	
		$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$		0.010	0.012	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A		30		S
Dynamic <sup>b</sup>					l	L
Input Capacitance	C <sub>iss</sub>			985		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		205		
Reverse Transfer Capacitance	C <sub>rss</sub>			76		
Total Oats Observe	Qg	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		18	27	nC
Total Gate Charge				8	12	
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		2.4		
Gate-Drain Charge	$Q_{gd}$			2.3		
Gate Resistance	$R_g$	f = 1 MHz	0.3	1.3	2.6	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			14	25	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.5 $\Omega$		12	24	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		19	35	
Fall Time	t <sub>f</sub>			9	18	
Turn-On Delay Time	t <sub>d(on)</sub>			8	16	
Rise Time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$		10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		16	30	
Fall Time	t <sub>f</sub>			9	18	
Drain-Source Body Diode Characterist	ics			•	•	
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			20	A
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				50	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 3 A		0.76	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			14	28	ns
Body Diode Reverse Recovery Charge Q		I <sub>F</sub> = 10 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		5	10	nC
Reverse Recovery Fall Time	The second secon			8		
Reverse Recovery Rise Time	t <sub>b</sub>			6		ns

#### Notes:


- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




## Vishay Siliconix

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





V<sub>DS</sub> - Drain-to-Source Voltage (V)

#### **Output Characteristics**




#### On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



V<sub>DS</sub> - Drain-to-Source Voltage (V)

#### Capacitance




On-Resistance vs. Junction Temperature

## SiR874DP


## Vishay Siliconix

## VISHAY.

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




D : D: 1 = 11/1:




On-Resistance vs. Gate-to-Source Voltage


#### Source-Drain Diode Forward Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient




\* V<sub>GS</sub> > minimum V<sub>GS</sub> at which R<sub>DS(on)</sub> is specified

Safe Operating Area, Junction-to-Ambient




## Vishay Siliconix


## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### **Current Derating\***







Power Derating, Junction-to-Ambient

Document Number: 64813 S09-0663-Rev. A, 20-Apr-09


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

## SiR874DP


## Vishay Siliconix

## VISHAY

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?64813">www.vishay.com/ppg?64813</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com