

Vishay Siliconix

N-Channel 12-V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^e Q _g			
12	0.0038 at V _{GS} = 4.5 V	40	41 nC		
	0.0047 at $V_{GS} = 2.5 \text{ V}$	40	41110		

FEATURES

- · Halogen-free
- TrenchFET® Power MOSFET




Low Thermal Resistance PowerPAK® Package with Small Size and Low 1.07 mm Profile

100 % R_g Tested

APPLICATIONS

- Secondary Synchronous Rectification
- Point-of-Load
- Load Switch



N-Channel MOSFET

PowerPAK SO-8 **Bottom View**

Ordering Information: SiR492DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	12		
Gate-Source Voltage		V _{GS}	± 8	V	
	T _C = 25 °C		40 ^e		
Continuous Drain Current (T = 150 °C)	T _C = 70 °C		35 ^e		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	27 ^{a, b}	7	
	T _A = 70 °C		21.6 ^{a, b}	A	
Pulsed Drain Current		I _{DM}	60		
Continuous Source-Drain Diode Current	T _C = 25 °C	I-	30		
	T _A = 25 °C	I _S	3.5 ^{a, b}		
	T _C = 25 °C		36		
Maximum Power Dissipation	T _C = 70 °C	P _D	23	w	
	T _A = 25 °C	' D	4.2 ^{a, b}		
	T _A = 70 °C		2.7 ^{a, b}		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 50 to 150	°C		
Soldering Recommendations (Peak Temperature		260			

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- c. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Package limited, pulse time ≤ 200 ms.

SiR492DP

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{a, b}	t ≤ 10 s	R _{thJA}	25	30	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	2.9	3.5	C/VV		

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 70 $^{\circ}\text{C/W}.$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	12			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	In = 250 μA		12		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	10 = 200 μΑ		- 3.1		IIIV/ C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.4		1.0	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	1	V _{DS} = 12 V, V _{GS} = 0 V	20 00		1	μΑ	
	IDSS	$V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	30			Α	
D : 0	В	$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$		0.0031 0.003			
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 10 \text{ A}$		0.0037	0.0047	Ω	
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 5 \text{ V}, I_{D} = 15 \text{ A}$		110		S	
Dynamic ^b				•		I.	
Input Capacitance	C _{iss}			3720		pF	
Output Capacitance	C _{oss}	$V_{DS} = 6 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1290			
Reverse Transfer Capacitance	C _{rss}			840			
Total Gate Charge	Q _g - Q _{gs}	$V_{DS} = 6 \text{ V}, V_{GS} = 8 \text{ V}, I_{D} = 10 \text{ A}$		73	110	nC	
Total Gate Gharge				41	62		
Gate-Source Charge		$V_{DS} = 6 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		4.5			
Gate-Drain Charge	Q_gd			8.5			
Gate Resistance	R_{g}	f = 1 MHz		1.4	2.1	Ω	
Turn-On Delay Time	t _{d(on)}			27	41		
Rise Time	t _r	V_{DD} = 6 V, R_L = 1.2 Ω		125	190	ne	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5$ A, $V_{GEN} = 4.5$ V, $R_g = 1$ Ω		53	80		
Fall Time	t _f			12	18		
Turn-On Delay Time	t _{d(on)}			16	25	ns	
Rise Time	t _r	V_{DD} = 6 V, R_L = 1.2 Ω		55	85		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong 5$ A, V_{GEN} = 8 V, R_g = 1 Ω		53	80		
Fall Time t _f				9	15		

New Product



SiR492DP

Vishay Siliconix

SPECIFICATIONS T _J = 25 °C, unless otherwise noted								
Parameter	Symbol	Test Conditions Min.		Тур.	Max.	Unit		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I_S $T_C = 25 ^{\circ}C$			35	_			
Pulse Diode Forward Current ^a	I _{SM}				60	Α		
Body Diode Voltage	V_{SD}	I _S = 3.2 A		0.61	1.2	V		
Body Diode Reverse Recovery Time	t _{rr}	t_{rr} Q_{rr} $I_{F} = 2 \text{ A, dI/dt} = 100 \text{ A/µs, T}_{I} = 25 ^{\circ}\text{C}$		46	70	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			30	50	nC		
Reverse Recovery Fall Time	t _a	i _F = 2 Λ, αι/αι = 100 Λ/μs, 1 _J = 25 °C		20		ns		
Reverse Recovery Rise Time	t _b			26		110		

Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2.0

SiR492DP


Vishay Siliconix

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




V_{GS} - Gate-to-Source voltage (v Transfer Characteristics







On-Resistance vs. Drain Current and Gate Voltage



Capacitance






On-Resistance vs. Junction Temperature





Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


SiR492DP

Vishay Siliconix

VISHAY

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?68840.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com