FAIRCHILD
SEMICONDUCTOR TM

August 1996

NDT410EL
N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

Power SOT N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 2.1A 100V. $R_{DS(ON)}$ = 0.25Ω @ V_{GS} = 5V.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



SOT-223





SOT-223*
(J23Z)



ABSOLUTE MAXIMUM RATINGS T_A = 25°C unless otherwise noted

Symbol	Parameter		NDT410EL	Units
V_{DSS}	Drain-Source Voltage		100	V
V_{GSS}	Gate-Source Voltage		20	V
I_D	Drain Current - Continuous	(Note 1a)	2.1	A
	- Pulsed		10	
P_D	Maximum Power Dissipation	(Note 1a)	3	W
		(Note 1b)	1.3	
		(Note 1c)	1.1	
T_J,T_{STG}	Operating and Storage Temperature Range		-65 to 150	℃
THERMAL CHARACTERISTICS				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	42	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	12	°C/W

* Order option J23Z for cropped center drain lead.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE AVALANCHE RATINGS (Note 2)						
W_{DSS}	Single Pulse Drain-Source Avalanche Energy	V_{DD} = 50 V, I_D = 10A			15	mJ
I_{AR}	Maximum Drain-Source Avalanche Current				10	A
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 µA	100			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 80 V, V_{GS} = 0 V			1	µA
		T_J = 55°C			10	µA
I_{GSSF}	Gate - Body Leakage, Forward	V_{GS} = 20 V, V_{DS} = 0 V			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	V_{GS} = -20 V, V_{DS} = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 µA	1	1.5	2	V
		T_J = 125°C	0.65	1.1	1.5	
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS} = 5 V, I_D = 2.1 A		0.2	0.25	Ω
		T_J = 125°C		0.37	0.5	
$I_{D(on)}$	On-State Drain Current	V_{GS} = 5 V, V_{DS} = 5 V	10			A
g_{FS}	Forward Transconductance	V_{DS} = 10 V, I_D = 2.1 A		6		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz		528		pF
C_{oss}	Output Capacitance			85		pF
C_{rss}	Reverse Transfer Capacitance			20		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{D(on)}$	Turn - On Delay Time	V_{DD} = 50 V, I_D = 2.1 A, V_{GEN} = 5 V, R_{GEN} = 25 Ω		9	20	ns
t_r	Turn - On Rise Time			72	120	ns
$t_{D(off)}$	Turn - Off Delay Time			49	80	ns
t_f	Turn - Off Fall Time			47	80	ns
Q_g	Total Gate Charge	V_{DS} = 80 V, I_D = 2.1 A, V_{GS} = 5 V		10	16	nC
Q_{gs}	Gate-Source Charge			1.5		nC
Q_{gd}	Gate-Drain Charge			5.6		nC

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				2.3	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.3 A (Note 2)			1.3	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_S = 2.3 A, dI_F/dt = 100A/µs			150	ns

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$$

Typical $R_{\theta JA}$ using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 42°C/W when mounted on a 1 in^2 pad of 2oz copper.

b. 95°C/W when mounted on a 0.04 in^2 pad of 2oz copper.

c. 110°C/W when mounted on a 0.006 in^2 pad of 2oz copper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics



Figure 1. On-Region Characteristics.



Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.



Figure 3. On-Resistance Variation with Temperature.



Figure 4. On-Resistance Variation with Drain Current and Temperature.



Figure 5. Transfer Characteristics.



Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)



Figure 7. Breakdown Voltage Variation with Temperature.



Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.



Figure 9. Capacitance Characteristics.



Figure 10. Gate Charge Characteristics.



Figure 11. Switching Test Circuit.



Figure 12. Switching Waveforms.

Typical Electrical and Thermal Characteristics



Figure 13. Transconductance Variation with Drain Current and Temperature.



Figure 14. SOT-223 Maximum Steady- State Power Dissipation versus Copper Mounting Pad Area.



Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.



Figure 16. Maximum Safe Operating Area.



Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

SOT-223 Tape and Reel Data and Package Dimensions

FAIRCHILD SEMICONDUCTOR™

SOT-223 Packaging
Configuration: Figure 1.0



Packaging Description:

SOT-223 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13" or 330cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 500 units per 7" or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.



SOT-223 Unit Orientation

SOT-223 Packaging Information		
Packaging Option	Standard (no flow code)	D84Z
Packaging type	TNR	TNR
Qty per Reel/Tube/Bag	2,500	500
Reel Size	13" Dia	7" Dia
Box Dimension (mm)	343x64x343	184x187x47
Max qty per Box	5,000	1,000
Weight per unit (gm)	0.1246	0.1246
Weight per Reel (kg)	0.7250	0.1532
Note/Comments		



F63TNR Label sample



SOT-223 Tape Leader and Trailer
Configuration: Figure 2.0



September 1999, Rev. B

SOT-223 Tape and Reel Data and Package Dimensions, continued

SOT-223 Embossed Carrier Tape
Configuration: Figure 3.0



Dimensions are in millimeter														
Pkg type	**A0**	**B0**	**W**	**D0**	**D1**	**E1**	**E2**	**F**	**P1**	**P0**	**K0**	**T**	**Wc**	**Tc**
SOT-223 (12mm)	6.83 +/-0.10	7.42 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.50 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	1.88 +/-0.10	0.292 +/- 0.0130	9.5 +/-0.025	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).

Sketch A (Side or Front Sectional View)
Component Rotation



Sketch B (Top View)
Component Rotation



Sketch C (Top View)
Component lateral movement

SOT-223 Reel Configuration: Figure 4.0



13" Diameter Option



7" Diameter Option



DETAIL AA

Dimensions are in inches and millimeters									
Tape Size	**Reel Option**	**Dim A**	**Dim B**	**Dim C**	**Dim D**	**Dim N**	**Dim W1**	**Dim W2**	**Dim W3 (LSL-USL)**
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	5.906 150	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 – 0.606 11.9 – 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 – 0.606 11.9 – 15.4

SOT-223 Tape and Reel Data and Package Dimensions, continued

SOT-223 (FS PKG Code 47)





Scale 1:1 on letter size paper

Part Weight per unit (gram): 0.1246



NOTES : UNLESS OTHERWISE SPECIFIED
1. STANDARD LEAD FINISH TO BE 150 MICROINCHES/ 3.81 MICROMETERS MINIMUM TIN/LEAD (SOLDER) ON COPPER.
2. REFERENCE JEDEC REGISTRATION TO−261, VARIATION AA, ISSUE A, DATED JAN 1990

SOT223, 4 LEADS

September 1999, Rev. C

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™
CoolFET™
CROSSVOLT™
E^2CMOS^{TM}
FACT™
FACT Quiet Series™
FAST®
FASTr™
GTO™
HiSeC™
ISOPLANAR™
MICROWIRE™
POP™
PowerTrench™
QFET™
QS™
Quiet Series™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
TinyLogic™
UHC™
VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.