July 2005

### FAIRCHILD SEMICONDUCTOR®

# FDFMC2P120

# Integrated P-Channel PowerTrench<sup>®</sup> MOSFET and Schottky Diode

### **General Description**

FDFMC2P120 combines the exceptional performance of Fairchild's PowerTrench MOSFET technology with a very low forward voltage drop Schottky barrier rectifier in a MicroFET package.


This device is designed specifically as a single package solution for Buck Boost. It features a fast switching, low gate charge MOSFET with very low on-state resistance.

## Applications

Buck Boost

### Features

- -2 A, -20 V  $R_{DS(ON)} = 125 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$  $R_{DS(ON)} = 200 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Low Profile 0.8mm maximum in the new package MicroFET 3x3 mm



# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage			-20	V
V <sub>GSS</sub>	Gate-Source Voltage			±12	V
D	Drain Currer	nt – Continuous	(Note 1a)	-3.5	A
		<ul> <li>Pulsed</li> </ul>		-10	
/ <sub>RRM</sub>	RRM Schottky Repetitive Peak Reverse Voltage			20	V
0	Schottky Ave	erage Forward Current	(Note a)	2	A
<b>&gt;</b> <sub>D</sub>	Power Dissi	pation (Steady State)	(Note 1a)	2.4	W
	-		(Note 1b)	1.2	
Г <sub>J</sub> , Т <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C
Therma <sub>Rөја</sub>	Thermal Res	teristics	mbient (Note 1a)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1b)			145	
	e Markin	g and Orderin	g Information	Topo width	Quantity
	0		7"	Tape width 12mm	Quantity 3000 units
2P120 FDFMC2P120 7"			1	121(1(1)	SUUU UNIIS

©2005 Fairchild Semiconductor Corporation

Electrical Characteristics T <sub>A</sub> = 25°C unless otherwise noted						
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = -250 \mu\text{A}$	-20			V
$\Delta BV_{DSS}$ $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to $25^{\circ}$ C		-11		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μA
I <sub>GSS</sub>	Gate–Body Leakage,	$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{G}$ , $I_{D} = -250 \ \mu A$	-0.6	-1.0	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25°C		3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -4.5 V, I_D = -2 A$ $V_{GS} = -2.5 V, I_D = -2 A$ $V_{GS} = -4.5 V, I_D = -2A, T_J = 125^{\circ}C$		101 145 136	125 200 180	mΩ
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = -2.5 \text{ V},  V_{DS} = -5 \text{ V}$	-10			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 V$ , $I_{D} = -3.5 A$		6		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{DS} = -10 \text{ V},  V_{GS} = 0 \text{ V},$		280		pF
Coss	Output Capacitance	f = 1.0 MHz		65		pF
Crss	Reverse Transfer Capacitance			35		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 0 V$ , $f = 1.0 MHz$		7		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = -10 V$ , $I_D = -1 A$ ,		8	16	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		12	22	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			11	20	ns
t <sub>f</sub>	Turn–Off Fall Time			3.2	6.4	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 V$ , $I_D = -3.5 A$ ,		3	4	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 V$		0.7		nC
Q <sub>gd</sub>	Gate-Drain Charge			1		nC
Drain-So	ource Diode Characteristics	and Maximum Ratings	•			
	Maximum Continuous Drain–Source		1		-2	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -2 \text{ A}$ (Note 2)		-0.9	-1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = -3.5 A,		13		nS
Qrr	Diode Reverse Recovery Charge	dI <sub>F/</sub> dt = 100 A/µs		3		nC

 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> are guaranteed by design while R<sub>0JA</sub> is determined by the user's board design.


(a).  $R_{\theta,JA} = 60^{\circ}C/W$  when mounted on a 1in<sup>2</sup> pad of 2 oz copper

(b).  $R_{\theta JA}^{00}$  = 145°C/W when mounted on a minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%


Electric	cal Characteristics	T <sub>A</sub> = 25°C unless	s otherwise noted				
Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Schottky	Diode Characteristic						
V <sub>R</sub>	Reverse Voltage	$I_R = 1mA$		20			V
• K		. · · · · · · · · · · · · · · · · · · ·				100	μA
R	Reverse Leakage	$V_R = 5V$	T <sub>J</sub> = 25 °C				
	Reverse Leakage	$V_R = 5V$	$T_{J} = 25 \text{ C}$ $T_{J} = 100 \text{ °C}$			10	mA

FDFMC2P120 Rev.E (W)



FDFMC2P120 Rev.E (W)





6 2.30 4 2.10 2.10 1.65 (0.70) 0.95 TYP - 0.65 TYP

2.65

RECOMMENDED LAND PATTERN

FDFMC2P120 Rev.E (W)

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>™</sup> ActiveArray <sup>™</sup> Bottomless <sup>™</sup> Build it Now <sup>™</sup> CoolFET <sup>™</sup> <i>CROSSVOLT</i> <sup>™</sup> DOME <sup>™</sup> EcoSPARK <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> EnSigna <sup>™</sup> FACT <sup>™</sup>	FAST <sup>®</sup> FASTr <sup>™</sup> FPS <sup>™</sup> FRFET <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> I <sup>2</sup> C <sup>™</sup> <i>i</i> -Lo <sup>™</sup> ImpliedDisconnect <sup>™</sup> IntelliMAX <sup>™</sup>	ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCXPro <sup>™</sup> OPTOLOGIC <sup>®</sup>	PowerSaver <sup>TM</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>TM</sup> QT Optoelectronics <sup>TM</sup> Quiet Series <sup>TM</sup> RapidConfigure <sup>TM</sup> RapidConnect <sup>TM</sup> $\mu$ SerDes <sup>TM</sup> SILENT SWITCHER <sup>®</sup> SMART START <sup>TM</sup>	SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> UniFET <sup>™</sup> VCX <sup>™</sup> Wire <sup>™</sup>
FACT Quiet Serie		OPTOPLANAR™	SPM™	
Across the board The Power Fran Programmable A		PACMAN™ POP™ Power247™ PowerEdge™	Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.