Power MOSFET 25 V, 160 A, Single N-Channel, ICEPAK™

Features

- Low Package Inductance
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Dual Sided Cooling Capability
- This is a Pb-Free Device

Applications

- CPU Power Delivery
- DC-DC Converters
- Optimized for Control FET

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	25	V		
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain		T _A = 25°C	I _D	33	Α
Current R _{θJA} (Note 1)		T _A = 70°C		26.4	
Power Dissipation $R_{\theta JA}$ (Note 1)	T _A = 25°C		P _D	2.8	W
Continuous Drain		T _A = 25°C	I _D	160	Α
Current R _{θJ-PCB} (Note 2)	Steady	T _A = 70°C		88.6	
Power Dissipation $R_{\theta J-PCB}$ (Note 2)	, , , , , , , , , , , , , , , , , , , ,				W
Continuous Drain		T _C = 25°C	Ι _D	170	Α
Current R _{θJC} (Note 1)		T _C = 70°C		136	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	73.5	W
Pulsed Drain Current	$T_A = 25^{\circ}$	C, t _p = 10 μs	I _{DM}	250	Α
Current Limited by Packa	Current Limited by Package T _A = 25°C			50	Α
Operating Junction and S	Operating Junction and Storage Temperature			-40 to 150	°C
Source Current (Body Diode) (Note 1)			I _S	92	Α
Drain to Source DV/DT			dV/dt	6.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy ($T_J = 25^{\circ}C$, $V_{DD} = 25$ V, $V_{GS} = 10$ V, $I_L = 62$ A_{pk} , $L = 0.3$ mH, $R_G = 25$ Ω)			E _{AS}	577	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	270	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surfacemounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Measured with a T_J of approximately 90°C using 1 oz Cu board.
- 3. Surfacemounted on FR4 board using 1 sq-in pad, 2 oz Cu.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
25 V	1.7 mΩ @ 10 V	160 A	
25 V	2.4 mΩ @ 4.5 V	100 A	



ICEPAK E PAD CASE 145AB

MARKING DIAGRAM




E4894 = Specific Device Code

A = Assembly Location Y = Year

WW = Work Week

Pb-Free Package

(Note: Microdot may be in either location)



ORDERING INFORMATION

Device	Package	Shipping [†]
NTMKE4894NT1G	ICEPAK (Pb-Free)	1500/Tape & Reel
NTMKE4894NT3G	ICEPAK (Pb-Free)	5000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{ heta JC}$	1.7	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	45]
Junction-to-Ambient - Steady State (Notes 2 and 3)	$R_{ heta JA}$	25	
Junction-to-PCB (Note 2)	$R_{\theta J-PCB}$	1.0	


Parameter	Symbol	Test Condition	on	Min	Тур	Max	Unit
OFF CHARACTERISTICS	<u></u>	•	L		1	1	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 2	250 μA	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				20		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 20 V	T _J = 25°C			1.0	μΑ
		V _{GS} = 0 V, V _{DS} = 20 V	$T_J = 125^{\circ}C$			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} =$	±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 2$	250 μΑ	1.4		2.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D =	: 30 A		1.3	1.7	mΩ
		V _{GS} = 4.5 V, I _D =	= 30 A		1.9	2.4	
Forward Transconductance	9FS	V _{DS} = 13 V, I _D = 27 A		100	139		S
CHARGES, CAPACITANCES AND GA	ATE RESISTA	NCE			•	•	•
Input Capacitance	C _{iss}				7130		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 13 V			1605		1
Reverse Transfer Capacitance	C _{rss}				830		
Total Gate Charge	Q _{G(TOT)}				51.3		nC
Threshold Gate Charge	Q _{G(TH)}				6.0		
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 13$	V, I _D = 27 A		19.2		
Gate-to-Drain Charge	Q_{GD}	1	•		18.6		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 13	V, I _D = 27 A		100.8		nC
SWITCHING CHARACTERISTICS (No	ote 5)		<u></u>				
Turn-On Delay Time	t _{d(on)}				25		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} :	= 13 V		30		
Turn-Off Delay Time	t _{d(off)}	I _D = 27 A, R _G =	1.8 Ω		40		
Fall Time	t _f	1			12		
DRAIN-SOURCE DIODE CHARACTE	RISTICS		l.		1		
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 27 A	T _J = 25°C		0.8	1.0	V
			T _J = 125°C		0.65		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{ S}/d_t = 200 \text{ A/}\mu\text{s,}$ $I_S = 27 \text{ A}$			50		ns
Charge Time	t _a				21		_
Discharge Time	t _b				29		
Reverse Recovery Charge	Q_{RR}				74		nC

ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise specified)

	(0	' '				
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
PACKAGE PARASITIC VALUES						
Source Inductance	L _S	T _A = 25°C		TBD		nH
Drain Inductance	L _D			TBD		nH
Gate Inductance	L _G			TBD		nH
Gate Resistance	R_{G}			0.5	1.5	Ω

^{4.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



160 $V_{DS} \ge 10 \text{ V}$ 140 ID, DRAIN CURRENT (A) 120 100 80 -55°C $T_J =$ 60 T_J = 25°C 40 20 T_J = 125°C 0 1.5 2 2.5 3.5 4.5 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL CHARACTERISTICS





Figure 13. Thermal Impedance

PACKAGE DIMENSIONS

ICEPAK 6.3x4.9 - E PAD

CASE 145AB-01 ISSUE O





NOTES

- DIMENSIONING AND TOLERANCING PER
 ASME Y14 5M 1994
- 2. CONTROLLING DIMENSION: MILLIMETERS.
- COPLANARITY APPLIES TO THE FLANGES OF LEADFRAME ONLY.

OF LEADFRAME UNLT.			
	MILLIMETERS		
DIM	MIN	MAX	
Α	0.61	0.68	
A1	0.02	0.08	
A2	0.08	0.17	
D	6.25	6.35	
D2	0.35	0.45	
D3	1.38	1.42	
D4	0.68	0.72	
E	4.80	5.05	
E2	3.85	3.95	
E3	0.80	0.84	
E4	0.68	0.72	
F	0.94 BSC		
G	2.54 BSC		
Н	0.38	0.42	

SOLDERING FOOTPRINT*





DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ICEPAK is a trademark of Semiconductor Components Industries, LLC (SCILLC). The product described herein, NTMKE4894N, may be covered by U.S. Patents including 6,081,031. Other patents may be pending.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTMKE4894N/D