

# SWITCHING N-CHANNEL POWER MOS FET

### DESCRIPTION

NEC

The  $\mu$ PA1727 is N-Channel MOS Field Effect Transistor designed for high current switching applications.

## FEATURES

- Single chip type
- Low on-state resistance
- RDS(on)1 = 14 m $\Omega$  TYP. (VGS = 10 V, ID = 5.0 A)
- $\begin{array}{l} R_{DS(on)2} = 17 \ m\Omega \ TYP. \ (V_{GS} = 4.5 \ V, \ I_{D} = 5.0 \ A) \\ R_{DS(on)3} = 19 \ m\Omega \ TYP. \ (V_{GS} = 4.0 \ V, \ I_{D} = 5.0 \ A) \end{array}$
- Low Ciss: Ciss = 2400 pF TYP.
- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)

## **\*** ORDERING INFORMATION


PART NUMBER	PACKAGE
μΡΑ1727G	Power SOP8

## ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)


Drain to Source Voltage (Vgs = 0 V)	Vdss	60	V	
Gate to Source Voltage (VDS = 0 V)	Vgss	±20	V	
Drain Current (DC)	D(DC)	±10	А	
Drain Current (Pulse) <sup>Note1</sup>	D(pulse)	±40	А	
Total Power Dissipation $(T_A = 25^{\circ}C)^{Note2}$	P⊤	2.0	W	
Channel Temperature	Tch	150	°C	
Storage Temperature	Tstg	-55 to + 150	°C	
Single Avalanche Current Note3	las	10	А	
Single Avalanche Energy <sup>Note3</sup>	Eas	200	mJ	
Single Avalanche Current <sup>Note3</sup>	las	10	A	

## 1, 2, 3 ; Source 4 ; Gate

PACKAGE DRAWING (Unit: mm)



#### EQUIVALENT CIRCUIT



**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1%

- 2. Mounted on ceramic substrate of 1200 mm<sup>2</sup> x 2.2 mm
- 3. Starting Tch = 25°C, VDD = 30 V, RG = 25  $\Omega$ , VGS = 20  $\rightarrow$  0 V

**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


Document No. Date Published Printed in Japan The mark  $\star$  shows major revised points.

© NEC Corporation 1999, 2000, 2001


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	Vds = 60 V, Vgs = 0 V			10	μA
Gate Leakage Current	lgss	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±10	μA
Gate Cut-off Voltage	VGS(off)	Vds = 10 V, Id = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	y <sub>fs</sub>	Vds = 10 V, Id = 5.0 A	8.0	14		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, Id = 5.0 A		14	19	mΩ
	RDS(on)2	Vgs = 4.5 V, Id = 5.0 A		17	22	mΩ
	RDS(on)3	Vgs = 4.0 V, Id = 5.0 A		19	25	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		2400		pF
Output Capacitance	Coss	V <sub>G</sub> s = 0 V		400		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		200		pF
Turn-on Delay Time	td(on)	Vdd = 30 V, Id = 5.0 A		24		ns
Rise Time	tr	V <sub>G</sub> s = 10 V		120		ns
Turn-off Delay Time	td(off)	R <sub>G</sub> = 10 Ω		120		ns
Fall Time	tr			70		ns
Total Gate Charge	QG	V <sub>DD</sub> = 48 V		45		nC
Gate to Source Charge	Q <sub>GS</sub>	V <sub>G</sub> s = 10 V		6		nC
Gate to Drain Charge	Qgd	ID = 10 A		13		nC
Body Diode Forward Voltage	VF(S-D)	IF = 10 A, VGS = 0 V		0.8		V
Reverse Recovery Time	trr	IF = 10 A, VGS = 0 V		45		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ μs		84		nC

#### TEST CIRCUIT 1 AVALANCHE CAPABILITY


## TEST CIRCUIT 2 SWITCHING TIME




## TEST CIRCUIT 3 GATE CHARGE




2




 $\tau = 1 \,\mu s$ Duty Cycle  $\leq 1\%$ 




## TYPICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)










Remark


Mounted on ceramic substrate of 1200  $\text{mm}^2 \times 2.2 \text{ mm}$ 




#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH


Data Sheet G14330EJ3V0DS

FORWARD TRANSFER CHARACTERISTICS




















GATE TO SOURCE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE



4





[MEMO]

- The information in this document is current as of March, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
   "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
   developed based on a customer-designated "quality assurance program" for a specific application. The
   recommended applications of a semiconductor product depend on its quality grade, as indicated below.
   Customers must check the quality grade of each semiconductor product before using it in a particular
   application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).