

OUTLINE

The R5107G Series are CMOS-based μ con supervisory circuit, or high accuracy and ultra low supply current voltage detector with built-in delay and watchdog timer. When the VDD voltage is down across the threshold, or the watchdog timer does not detect the system clock from the μ con, the reset output is generated. The voltage detector circuit is used for the system reset, etc. The detector threshold is fixed internally, and the tolerance is $\pm 1.0\%$. The released delay time (Power-on Reset Delay) circuit is built-in, and output delay time is adjustable with an external capacitor. When the VDD supply voltage becomes higher than the released voltage, the reset state will be maintained during the delay time. The time out period of the watchdog timer can be also set with an external capacitor. The output type of the reset is selectable, Nch open-drain, or CMOS. The function to stop supervising clock by the watchdog timer (INH function) and manual reset function are built in this IC. The package is small SSOP-8G.

FEATURES


- Built-in a watchdog timer's time out period accuracy $\pm 30\%$
- Timeout period for watchdog and generating a reset signal can be set by an external capacitor
- Detector Threshold Voltage 0.1V stepwise setting in the range from 1.5V to 5.5V
- Supply current Typ. 11 μ A
- Operating Voltage 0.9V to 6.0V
- High Accuracy Output Voltage of Detector Threshold $\pm 1.0\%$
- Power-on Reset Delay Time accuracy $\pm 20\%$
- Power-on reset delay time of the voltage detector can be set with an external capacitor.
- Small Package SSOP-8G (0.65mm pitch)

APPLICATION


- Supervisory circuit for equipment with using microprocessors.

BLOCK DIAGRAMS

R5107Gxx1A



R5107Gxx1C



SELECTION GUIDE

The selection can be made with designating the part number as shown below:


R5107G_{xx}1x-TR ←part Number

↑↑ ↑ ↑

ab c d

| Code | Descriptions |
|------|--|
| a | Designation of Package Type; G: SSOP8G (2.9mmx4.0mm) |
| b | Designation of Detector Threshold Voltage (-V _{DET}) 0.1V stepwise setting is possible in the range from 1.5V to 5.5V |
| c | Designation of the output type of RESETB A: Nch Open-drain C: CMOS Output |
| d | Designation of Taping Type |

PIN CONFIGURATION



SSOP8G (0.65mm pitch)

PIN DESCRIPTION

| Pin No | Symbol | Pin Description |
|--------|-----------------|--|
| 1 | RESETB | Output Pin for Reset signal of Watchdog timer and Voltage Detector. (Output "L" at detecting Detector Threshold and Watchdog Timer Reset.) |
| 2 | MR | Manual Reset Pin (Active at "L") |
| 3 | C _D | External Capacitor Pin for Setting Delay Time of Voltage Detector |
| 4 | GND | Ground Pin |
| 5 | SCK | Clock Input Pin from Microprocessor |
| 6 | INH | Inhibit Pin ("L": Inhibit the watchdog timer) |
| 7 | TW | External Capacitor Pin for Setting Reset and Watchdog Timeout Periods |
| 8 | V _{DD} | Power supply Pin |

ABSOLUTE MAXIMUM RATINGS

 $T_{opt}=25^{\circ}\text{C}$, $V_{ss}=0\text{V}$

| Symbol | Item | | Rating | Unit |
|--------------|-----------------------------|-----------------------|--------------------|--------------------|
| V_{IN} | Supply Voltage | | -0.3~7.0 | V |
| V_{CD} | Output Voltage | Voltage of C_D Pin | -0.3~ $V_{IN}+0.3$ | V |
| V_{TW} | | Voltage of TW Pin | -0.3~ $V_{IN}+0.3$ | V |
| V_{RESETB} | | Voltage of RESETB Pin | -0.3~7.0 | V |
| V_{SCK} | Input Voltage | Voltage of SCK Pin | -0.3~7.0 | V |
| V_{INH} | | Voltage of INH Pin | -0.3~7.0 | V |
| V_{MR} | | Voltage of MR Pin | -0.3~7.0 | V |
| I_{RESETB} | Output Current | Current of RESETB Pin | 20 | mA |
| P_D | Power Dissipation | | 300 | mW |
| T_{opt} | Operating Temperature Range | | -40~+105 | $^{\circ}\text{C}$ |
| T_{stg} | Storage Temperature Range | | -55~+125 | $^{\circ}\text{C}$ |

ELECTRICAL CHARACTERISTICS

R5107GxxxA/C Unless otherwise specified, $V_{IN}=6.0\text{V}$, $C_{TW}=0.1\mu\text{F}$, $C_D=0.1\mu\text{F}$, $R_{pull-up}=100\text{k}\Omega$ (R5107GxxxA)

 The number of Bold font applied to the temperature range from -40°C to 105°C
 $(T_{opt}=25^{\circ}\text{C})$



| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
|---|--|--|--|--------------------------|--|----------------------------|
| V_{IN} | Operating Voltage | | 0.9 | | 6.0 | V |
| I_{ss} | Supply Current | $V_{IN}=(-V_{DET})+0.5\text{V}$ Clock Pulse Input | | 11 | 15 | μA |
| Voltage Detector | | | | | | |
| $-V_{DET}$ | Detector Threshold | SENSE pin Threshold | $\times 0.990$ $\times 0.972$ | | $\times 1.010$ $\times 1.015$ | V |
| $\frac{\Delta-V_{DET}}{\Delta T_{opt}}$ | Detector Threshold Temperature Coefficient | $-40^{\circ}\text{C} \leq T_{opt} \leq 105^{\circ}\text{C}$ | | ± 100 | | ppm/ $^{\circ}\text{C}$ |
| V_{HYS} | Detector Threshold Hysteresis | | $(-V_{DET}) \times 0.03$ | $(-V_{DET}) \times 0.05$ | $(-V_{DET}) \times 0.07$ | V |
| t_{pLH} | Output Delay Time | $C_D=0.1\mu\text{F}$ | 340 | 370 | 467 | ms |
| I_{DOUTN} | Output Current (RESETB Output pin) | Nch, $V_{DD}=1.2\text{V}$, $V_{DS}=0.1\text{V}$ | 0.38 | 0.80 | | mA |
| I_{DOUTP} | Output Current (RESETB Output pin) | Nch, $V_{DD}=6.0\text{V}$, $V_{DS}=0.5\text{V}$ (R5108GxxxC) | 0.65 | 0.90 | | mA |
| V_{MRH} | MR Input "H" | | 1.0 | | 6.0 | V |
| V_{MRL} | MR Input "L" | | 0.00 | | 0.35 | V |
| MRW | MR Input Pulse Width | (*Note1) | 2 | | | μs |
| RMR | MR Pull-up Resistance | | 60 | 110 | 164 | $\text{k}\Omega$ |
| Watchdog Timer | | | | | | |
| T_{WD} | Watchdog Timeout period | $C_{TW}=0.1\mu\text{F}$ | 230 | 310 | 450 | ms |
| T_{WR} | Reset Hold Time of WDT | $C_{TW}=0.1\mu\text{F}$ | 29 | 34 | 48 | ms |

| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
|-------------------|------------------------|---|---------------------------|------|---------------------------|------|
| V _{SCKH} | SCK Input "H" | | V_{IN}×0.8 | | 6.0 | V |
| V _{SCKL} | SCK Input "L" | | 0.0 | | V_{IN}×0.2 | V |
| V _{INH} | INH Input "H" | | 1.0 | | 6.0 | V |
| V _{INHL} | INH Input "L" | | 0.00 | | 0.35 | V |
| R _{INH} | INH pull-up Resistance | | 60 | 110 | 164 | kΩ |
| T _{SCKW} | SCK Input Pulse Width | V _{SCKL} =V _{IN} ×0.2, V _{SCKH} =V _{IN} ×0.8 | 500 | | | ns |


*Bold Type value is guaranteed by design.

*Note1: MR input pulse width specification guarantee the minimum input pulse width of MR pin for output "L" from RESETB pin. If the "L" pulse width of MR is short, t_{PLH} may be short. Refer to the timing diagram for details.

TYPICAL APPLICATIONS




TEST CIRCUIT





Supply Current Test Circuit

TIMING DIAGRAM (R5107GxxxA/R5107GxxxC)



OPERATION

- ① When the VDD pin voltage becomes more than the released voltage ($+V_{DET}$), after the released delay time (or the power on reset time tp_{LH}), the output of RESETB becomes "H" level.
- ② When the SCK pulse is input, the watchdog timer is cleared, and TW pin mode changes from discharge mode to charge mode. When the TW pin voltage becomes higher than V_{REFH} , the mode will change into discharge, and next watchdog time count starts.
- ③ Unless the SCK pulse is input, WDT will not be cleared, and during the charging period of TW pin, RESETB="L".
- ④ When the VDD pin becomes lower than the detector threshold voltage, RESETB outputs "L".
- ⑤ If "L" signal is input to the MR pin, the RESETB outputs "L", regardless the SCK clock state and V_{IN} voltage.
- ⑥ When the signal to the MR pin is set from "L" to "H", the watchdog starts supervising the system clock.



* Watchdog Timeout period/Reset hold time

The watchdog timeout period and reset hold time can be set with an external capacitor to TW pin.

The next equations describe the relation between the watchdog timeout period and the external capacitor value, or the reset holding time and the external capacitor value.

$$t_{WD(s)} = 3.1 \times 10^6 \times C (F)$$

$$t_{WR(s)} = t_{WD}/9$$

The watchdog timer (WDT) timeout period is determined with the discharge time of the external capacitor.

During the watchdog timeout period, if the clock pulse from the system is detected, WDT is cleared and the capacitor is charged. When the charge of the capacitor completes, another watchdog timeout period starts again. During the watchdog timeout period, if the clock pulse from the system is not detected, during the next reset hold time RESETB pin outputs "L".

After starting the watchdog timeout period, (just after from the discharge of the external capacitor) even if the clock pulse is input during the time period "TWDI", the clock pulse is ignored.

$$TWDI[s] = TWD/10$$

Released Delay Time (Power-on Reset delay time)

The released delay time can be set with an external capacitor connected to the CD pin. The next equation describes the relation between the capacitance value and the released delay time (tpLH).

$$tpLH(s) = 3.7 \times 10^6 \times C (F)$$

Note that the temperature dependence graph in the typical characteristics does not contain the temperature characteristics of the external capacitor.

When the VDD voltage becomes equal or lower than -VDET, discharge of the capacitor connected to CD pin starts. In case that the discharge is not enough, if the VDD voltage returns equal or more than (+VDET), the delay time tpLH will be shorter than expected.

Minimum Operating Voltage (VINL)

We specified the minimum operating voltage as the minimum input voltage in which the condition of RESETB pin being 0.1V or lower than 0.1V. (Herein, pull-up resistance is set as 100kΩ in the case of the Nch open-drain output type.

Inhibit (INH) Function

If INH pin is set at "L", the watchdog timer stops monitoring the clock, and the RESETB output will be dominant by the voltage detector's operation. Therefore, if the equal or more than the detector threshold level is input, RESETB outputs "H" regardless the clock pulse. INH pin is pulled up with a resistor (TYP. 110kΩ) internally.

Manual Reset Function

By setting MR pin as "L", the output of RESETB can be forced to set "L". After pull-down the MR pin to "L", the delay time (DMR) to the output "L" from RESETB is 1us as maximum. MR pin is pulled-up via the built-in resistor. (Typ. 110kΩ). If MR pin voltage > VIN voltage, a current flows into MR pin. However, the current value is limit by the pull-up resistor, therefore there is not bad impact on the operation. When the "L" signal is input to MR pin, the discharge of CD pin capacitor (CCD) starts. If the term of "L" for MR pin is short, CCD will not be discharged enough. As a result, the delay time after setting "H" for MR pin will be shorter than expected. Because of this, confirm the operation under the same conditions as users' applications. For example, in case of CCD is set at 0.1uF, and the condition to maintain the delay time value after MR pin's returning to "H", is described as the minimum "L" term of MR pin, or 150us.

RESETB Output

RESETB pin's output type is selectable either the Nch open-drain output or CMOS output. If the Nch open-drain type output is selected, the RESETB pin is pulled up with an external resistor to an appropriate voltage source.


R5107G(Preliminary)

Clock Pulse Input

Built-in watchdog timer is cleared with the SCK clock pulse within the watchdog timeout period.

APPLICATION NOTES



If a resistor is connected to the VDD pin, the operation might be unstable with the supply current of IC itself.






Connection examples affected by the conduction current

TYPICAL CHARACTERISTICS



1) Supply Current vs. Input Voltage




2) Detector Threshold vs. Temperature




3) Detector Threshold Hysteresis vs. Temperature





R5107G(Preliminary)





4) Nch Driver Output Current vs. VDS Topt=25°C




5) Nch Driver Output Current vs. VDD




6) Pch Driver Output Current vs. VDD




R5107G(Preliminary)




7) Released Delay Time vs. Input Voltage




8) Released Delay Time vs. Temperature




9) Detector Output Delay Time vs. Temperature




10) WDT Reset Timer vs. Temperature



11) WDT Timeout Period vs. Temperature



12) WDT Reset Timer vs. Input Voltage



13) WDT Timeout Period vs. Input Voltage

