

Member of the Maxyz Family



Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessor applications
- Industrial computing, servers, and storage
- Broadband, networking, optical, and wireless communications systems
- Active memory bus terminators

Benefits

- Integrates digital power conversion with intelligent power management
- Eliminates the need for external power management components and communication bus
- Completely programmable via pin strapping and one external resistor
- One part that covers all applications
- Reduces board space, system cost and complexity, and time to market

Features

- RoHS lead free and lead-solder-exempt products are available
- Wide input voltage range: 8V–14V
- High continuous output current: 10A
- Wide programmable output voltage range: 0.5V–5.5V
- Output voltage margining
- Overcurrent and overtemperature protections
- Overvoltage and undervoltage protections, and Power Good signal tracking the output voltage setpoint
- Tracking during turn-on and turn-off with guaranteed slew rates
- Sequenced and cascaded modes of operation
- Single-wire line for frequency synchronization between multiple POLs
- Programmable feedback loop compensation
- Enable control
- Flexible fault management and propagation
- Start-up into the load pre-biased up to 100%
- Current sink capability
- Industry standard size through-hole single-in-line package: 1.2"x0.26"
- Low height of 0.84"
- Wide operating temperature range: 0 to 70°C
- UL60950 recognized, CSA C22.2 No. 60950-00 certified, and TUV EN60950-1:2001 certified (pending)

Description

The ZY2110 is an intelligent, fully programmable step-down point-of-load DC-DC module integrating digital power conversion and power management. The ZY2110 completely eliminates the need for external components for sequencing, tracking, protection, monitoring, and reporting. Performance parameters of the ZY2110 are programmable by pin strapping and an external resistor and can be changed by the user at any time during product development and service without a need for a communication bus.

Reference Documents

No-BusTM POL Converters. Application Note Z-One[®] POL Converters. Eutectic Solder Process Application Note Z-One[®] POL Converters. Lead-Free Process Application Note



1. Ordering Information

ZY	21	10	у	-	ZZ
Product family: Z-One Module	Series: No-Bus POL Converter	Output Current: 10A	RoHS compliance: No suffix - RoHS compliant with Pb solder exemption ¹ G - RoHS compliant for all six substances	Dash	Packaging Option ² : R1 – 48 pcs Tray Q1 – 1 pc sample for evaluation only

¹ The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder.

Example: **ZY2110G-R3**: A 48-piece tray of RoHS compliant POL converters. Each POL converter is labeled ZY2110G.

2. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the POL converter.

Parameter	Conditions/Description	Min	Max	Units
Operating Temperature	Controller Case Temperature	-40	105	°C
Input Voltage	250ms Transient		15	VDC

3. Environmental and Mechanical Specifications

Parameter	Conditions/Description	Min Nom Max U			Units
Ambient Temperature Range		0		70	°C
Storage Temperature (Ts)		-55		125	°C
Weight				6	grams
Operating Vibration (sinusoidal)	Frequency Range Magnitude Sweep Rate Repetitions in each axis (Min-Max-Min Sweep)	5 0.5 1 2		500	Hz G oct/min sweeps
Non-Operating Shock (half sine)	Acceleration Duration Number of shocks in each axis	50 11 10			G ms
MTBF	Calculated Per Telcordia Technologies SR-332	TBD			MHrs
Peak Reflow Temperature	ZY2110			220	°C
Peak Reflow Temperature	ZY2110G		245	260	°C
Lead Plating	ZY2110 and ZY2110G	100% Matte Tin			
Moisture Sensitivity Level	JEDEC J-STD-020C			3	

 $^{^{2}}$ Packaging option is used only for ordering and not included in the part number printed on the POL converter label.



4. Electrical Specifications

Specifications apply at the input voltage from 8V to 14V, output load from 0 to 10A, ambient temperature from 0°C to 70°C, output capacitance consisting of $3x22\mu F$ ceramics and a $47\mu F$ tantalum, and the CCA=1 unless otherwise noted.

4.1 Input Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Input voltage (V _{IN})		8		14	VDC
Undervoltage Lockout Threshold	Ramping Up Ramping Down		7.0 6.7		VDC VDC
Input Current	V _{IN} =12V, POL is OFF		21		mADC
Maximum Input Current	V _{IN} =8V, V _{OUT} =5.5V			7.5	ADC

4.2 Output Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Current (I _{OUT})	V _{IN MIN} to V _{IN MAX}	-10 ¹		10	ADC
Output Voltage Range (V _{OUT})	Programmable with a resistor between TRIM and MARGIN pins Default (no resistor)	0.5	0.5	5.5	VDC VDC
Output Voltage Setpoint Accuracy ²	V _{IN} =12V, I _{OUT} =0.5*I _{OUT MAX} , room temperature	±1.5% o	±1.5% or 20mV whichever is greater		%V _{OUT}
Line Regulation ²	V _{IN MIN} to V _{IN MAX}		±0.5		%V _{OUT}
Load Regulation ²	0 to I _{OUT MAX}		±0.5		%V _{OUT}
Dynamic Regulation Peak Deviation Settling Time	50% – 100% – 50% load step, Slew rate 2.5A/μs, to 10% of peak deviation		240 40		mV μs
Output Voltage Peak-to-Peak Ripple and Noise BW=20MHz Full Load	V _{IN} =12V, V _{OUT} ≤1.0V V _{IN} =12V, V _{OUT} =2.5V V _{IN} =12V, V _{OUT} =5.0V		20 25 35		mV mV mV
Efficiency V _{IN} =12V Full Load Room temperature	V_{OUT} =0.5V V_{OUT} =0.75V V_{OUT} =1.0V V_{OUT} =2.5V V_{OUT} =5.0V		63.0 71.1 75.9 86.4 91.3		% % % %
Temperature Coefficient	V _{IN} =12V, I _{OUT} =0.5*I _{OUT MAX} , V _{OUT} =5V		20		ppm/°C
Switching Frequency		450	500	550	kHz

At the negative output current (bus terminator mode) efficiency of the ZY2110 degrades resulting in increased internal power dissipation. Therefore maximum allowable negative current under specific conditions is 20% lower than the current determined from the derating curves shown in paragraph 5.5

² Digital PWM has an inherent quantization uncertainty of ±6.25mV that is not included in the specified static regulation parameters.

of 13

ZD-02013 REV. B1 <u>www.power-one.com</u> Page 3 of 13



4.3 Protection Specifications

Parameter	Conditions/Description	Min	Max Units			
	Output Overcurrent Protectio	n				
Туре		Non-Latching, 130ms period				
Threshold			155		%I _{OUT}	
Threshold Accuracy		-25		25	%I _{OCP.SET}	
	Output Overvoltage Protectio	n				
Туре			Lato	hing		
Threshold	Follows the output voltage setpoint		130 ¹		%V _{O.SET}	
Threshold Accuracy	Measured at V _{O.SET} =2.5V	-2		2	%V _{OVP.SET}	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Output Undervoltage Protection	on				
Туре		N	lon-Latching,	, 130ms pe	eriod	
Threshold	Follows the output voltage setpoint		75		%V _{O.SET}	
Threshold Accuracy	Measured at V _{O.SET} =2.5V	-2		2	%V _{UVP.SET}	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Overtemperature Protection					
Туре		Non-Latching, 130ms period				
Turn Off Threshold	Temperature is increasing		120		°C	
Turn On Threshold	Temperature is decreasing after module was shut down by OTP		110		°C	
Threshold Accuracy		-5		5	°C	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Power Good Signal (PGOOD p	in)				
Logic	V _{OUT} is inside the PG window and stable V _{OUT} is outside of the PG window or ramping				N/A	
Lower Threshold	up/down Follows the output voltage setpoint	Low 90		%V _{O.SET}		
Upper Threshold	Follows the output voltage setpoint		110		%V _{O.SET}	
Delay	From instant when threshold is exceeded until status of PG pin changes	6			μs	
Threshold Accuracy	Measured at V _{O.SET} =2.5V	-2		2	%V _{O.SET}	

¹ Minimum OVP threshold is 1.0V

of 13

ZD-02013 REV. B1 www.power-one.com Page 4 of 13



4.4 Feature Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units			
Tracking								
Rising Slew Rate	Proportional to SYNC frequency	0.1			V/ms			
Falling Slew Rate	Proportional to SYNC frequency		-0.5		V/ms			
	Enable (EN pin)							
EN Pin Polarity		Positive (enables the output when EN pin i open or pulled high)						
EN High Threshold		2.3			VDC			
EN Low Threshold				1.0	VDC			
Open Circuit Voltage			3.3		VDC			
Turn-On Delay	From EN pin changing state to V _{OUT} starting to ramp up	0			ms			
Turn-Off Delay From EN pin changing state to V _{OUT} reaching 0V			11		ms			
	Feedback Loop Compensation (CCA pin)							
CCA pin is open	CCA nin is onen		400/5 + 2000/20	μF/mΩ μF/mΩ				
CCA pin is connected to GND	Recommended C _{OUT} /ESR range, ceramic	100/5	220/5	400/5	μF/mΩ			



4.5 Signal Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units				
VDD	Internal supply voltage	3.15	3.3	3.45	V				
SYNC Line									
ViL_s	LOW level input voltage	-0.5		0.3 x VDD	V				
ViH_s	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V				
Vhyst_s	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V				
loL_s	LOW level sink current V(SYNC)=0.5V	14		60	mA				
lpu_s	Pull-up current source V(SYNC)=0V	300		1000	μA				
Tr_s	Maximum allowed rise time 10/90%VDD			300	ns				
Cnode_s	Added node capacitance		5	10	pF				
Freq_s	Clock frequency of external SYNC line	475		525	kHz				
Tsynq	Sync pulse duration	22		28	% of clock cycle				
T0	Data=0 pulse duration	72		78	% of clock cycle				
	Inputs: CCA, EN, IN	1							
lup_x	Pull-up current source V(X)=0	25		110	μΑ				
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V				
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V				
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V				
RdnL_x	External pull down resistance pin forced low			10	kΩ				
	Power Good and OK Inputs	/Outputs							
lup_PG	Pull-up current source V(PG)=0	25		110	μΑ				
lup_OK	Pull-up current source V(OK)=0	175		725	μΑ				
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V				
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V				
Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V				
loL_x	LOW level sink current at 0.5V	4		20	mA				



5. Typical Performance Characteristics

5.1 Efficiency Curves




Figure 1. Efficiency vs. Load. Vin=9.6V




Figure 2. Efficiency vs. Load. Vin=12V




Figure 3. Efficiency vs. Output Voltage, lout=10A




Figure 4. Efficiency vs. Input Voltage. Iout=10A



5.2 Turn-On Characteristics




Figure 5. Tracking Turn-On. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3

5.3 Turn-Off Characteristics




Figure 6. Tracking Turn-Off Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3

5.4 Transient Response

The pictures below show the deviation of the output voltage in response to the 50%-100%-50% step load at $2.5A/\mu s$. In all tests the POL converter had a total of $110\mu F$ ceramic and tantalum capacitors connected across the output pins. The speed of the transient response was varied by selecting different CCA settings.




Figure 7. Vin=12V, Vout=5V. CCA=0





Figure 8. Vin=12V, Vout=5V. CCA=1



ZD-02013 REV. B1 <u>www.power-one.com</u> Page 8 of 13








Figure 9. Vin=12V, Vout=1V. CCA=0

Figure 10. Vin=12V, Vout=1V. CCA=1

5.5 Thermal Derating Curve




Figure 11. Thermal Derating Curves. Vin=12V, Vout=5V





6. Typical Application




Figure 12. Complete Schematic of Application with Three Independent Outputs. Intermediate Bus Voltage is from 8V to 14V.

In this application four POL converters are configured to deliver three independent output voltages. Output voltages are programmed with the resistors connected between TRIM and MARGIN pins of individual converters.

POL1 is configured as a master (IM pin is grounded) and all other POL converters are synchronized to the switching frequency of POL1.

All converters are controlled by the common ENABLE signal. Turn-on and turn-off processes of the system are illustrated by pictures in Figure 5 and Figure 6.



7. Pin Assignments and Description

Pin Name	Pin Number	Pin Type	Buffer Type	Pin Description	Notes
OK	8	I/O	PU	Fault Status	Connect to OK pin of other Z- POLs. Leave open, if not used
SYNC	9	I/O	PU	Frequency Synchronization Line	Connect to SYNC pin of other Z-POLs or to an external clock generator
PGOOD	6	I/O	PU	Power Good	
IM	10	I	PU	Master Mode	Tie to GND to make the POL the clock master or leave open to synchronize to external clock
CCA	2	-	PU	Compensation Coefficient Address	Tie to PGND for 0 or leave open for 1
MARGIN	3	Α		Output Voltage Margining	To program the output voltage, connect a resistor between MARGIN and TRIM
EN	5	1	PU	Enable	POL is ON when the pin is high or floating. POL is OFF when the pin is low or connected to GND
TRIM	4	Α		Output Voltage Trim	To program the output voltage, connect a resistor between MARGIN and TRIM
VOUT	1	Р		Output Voltage	
GND	7	Р		Power Ground	
VIN	11	Р		Input Voltage	

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up

8. Pin and Feature Description

8.1 OK, Fault Status

The open drain input/output with the internal pull-up resistor. The POL converter pulls its OK pin low, if a fault occurs. Pulling low the OK input by an external circuitry turns off the POL converter.

8.2 SYNC, Frequency Synchronization Line

The bidirectional input/output with the internal pull-up resistor. If the POL converter is configured as a master, the SYNC line propagates clock to other POL converters. If the POL converter is configured as a slave, the internal clock recovery circuit synchronizes to the clock of the SYNC line.

8.3 IM, Interleave Mode

The input with the internal pull-up resistor. Pulling the IM pin low configures a POL converter as a master.

8.4 PG, Power Good

Downloaded from **Elcodis.com** electronic components distributor

The open drain input/output with the internal pull-up resistor. The pin is pulled low by the POL converter,

if the output voltage is outside of the window defined by the Power Good High and Low thresholds.

8.5 CCA, Compensation Coefficient Address

The input with internal pull-up to select one of 2 sets of digital filter coefficients optimized for different characteristics of output capacitance.

8.6 MARGIN, Output Voltage Margining

The output of the 2V internal voltage reference that is used to program the output voltage of the POL converter.

8.7 EN, Enable

The input with the internal pull-up resistor. The POL converter is turned off, when the pin is pulled low

8.8 TRIM, Output Voltage Trim

The input of the TRIM comparator for the output voltage programming.

The output voltage can be programmed by a single resistor connected between MARGIN and TRIM pins.

ZD-02013 REV. B1 <u>www.power-one.com</u> Page 11 of 13



9. Application Information

9.1 Output Voltage Programming

Resistance of the trim resistor is determined from the equation below:

$$R_{TRIM} = \frac{20 \times (5.5 - V_{OUT})}{V_{OUT}}, \ k\Omega$$

where V_{OUT} is the desired output voltage in Volts.

If the R_{TRIM} is open or the TRIM pin is shorted to PGND, the $V_{\text{OUT}}\text{=}0.5V.$

9.2 Output Voltage Margining

Margining can be implemented by changing the resistance between the REF and TRIM pins.




Figure 13. Margining Configuration

In the schematic shown in Figure 13, the nominal output voltage is set with the trim resistor R_{TRIM} calculated from the equation in the paragraph 9.1. Resistors R_{UP} and R_{DOWN} are added to margin the output voltage up and down respectively and determined from the equations below.

$$R_{\textit{UP}} = \frac{20 \times R_{\textit{TRIM}}}{20 + R_{\textit{TRIM}}} \times \left(\frac{5 \times R_{\textit{TRIM}} - \Delta V\%}{\Delta V\%}\right), \ k\Omega$$

$$R_{DOWN} = (20 + R_{TRIM}) \times \left(\frac{\Delta V\%}{100 - \Delta V\%}\right), k\Omega$$

where R_{TRIM} is the value of the trim resistor in $k\Omega$ and $\Delta V\%$ is the absolute value of desired margining expressed in percents of the nominal output voltage.

During normal operation the resistors are removed from the circuit by the switches. The "Margining Down" switch is normally closed shorting the resistor R_{DOWN} while the "Margining Up" switch is normally open disconnecting the resistor R_{UP} .

An alternative configuration of the margining circuit is shown in Figure 14. In the configuration both switches are normally open that may be advantageous in some implementations.




Figure 14. Alternative Margining Configuration

 R_{UP} and R_{DOWN} for this configuration are determined from the following equations:

$$R_{UP} = \frac{20 \times R_{TRIM}}{20 + R_{TRIM}} \times \left(\frac{5 \times R_{TRIM} - \Delta V\%}{\Delta V\%} \right), \text{ k}\Omega$$

$$R_{DOWN} = \frac{20 \times R_{TRIM}}{20 + R_{TRIM}} \times \left(\frac{100 - \Delta V\%}{\Delta V\%}\right), \ k\Omega$$

Caution: Noise injected into the TRIM node may affect accuracy of the output voltage and stability of the POL converter. Always minimize the PCB trace length from the TRIM pin to external components to avoid noise pickup.


Refer to *No-BusTM POL Converters. Application Note* on <u>www.power-one.com</u> for more application information on this and other product features.



10. Mechanical Drawings

All Dimensions are in mm

Tolerances: XX.X: ±0.1 XX.XX: ±0.05






Figure 15. Mechanical Drawing




Figure 16. Recommended Footprint - Top View

Notes:

- 1. NUCLEAR AND MEDICAL APPLICATIONS Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc.
- 2. TECHNICAL REVISIONS The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

Page 13 of 13

ZD-02013 REV. B1 <u>www.power-one.com</u>