

# VNQ500PEP

# QUAD CHANNEL HIGH SIDE DRIVER

TYPE	R <sub>DS(on)</sub>	I <sub>OUT</sub>	v <sub>cc</sub>
VNQ500PEP	$500~\text{m}\Omega$	0.35 A	36V

- CMOS COMPATIBLE I/O's
- **CHIP ENABLE**
- JUNCTION OVERTEMPERATURE PROTECTION
- **CURRENT LIMITATION**
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT

#### **DESCRIPTION**

The VNQ500PEP is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active current limitation combined with latched thermal shutdown, protect the device against overload.

Device automatically turns off in case of ground pin disconnection.



ORDER CODES				
PACKAGE	TUBE	T&R		
PowerSSO-12	VNQ500PEP	VNQ500PEP13TR		

#### **APPLICATION**

- Relay Driver
- LED Driver

#### **ABSOLUTE MAXIMUM RATING**


Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply voltage	41	V
-V <sub>CC</sub>	Reverse supply voltage	-0.3	V
- I <sub>GND</sub>	DC Ground pin reverse current	- 250	mA
I <sub>OUT</sub>	DC Output current	Internally Limited	А
- I <sub>OUT</sub>	Reverse DC output current	-1	А
I <sub>IN</sub>	DC Input current	+/- 10	mA
	Electrostatic discharge (R=1.5KΩ; C=100pF)	4000	V
$V_{ESD}$	- I/On	5000	V
	- OUTn & Vcc	3000	V
T <sub>i</sub>	Junction operating temperature	Internally Limited	℃
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C

October 2003 - Revision 1.3 (Working document)

1/11

This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.


#### **BLOCK DIAGRAM**




## PIN DEFINITIONS AND FUNCTIONS

Pin No	Symbol	Function
TAB	V <sub>CC</sub>	Positive power supply voltage
7,12	V <sub>CC</sub>	Positive power supply voltage
1	GND	Logic ground
2	CE	Chip Enable
3	I/O 1	Input/Output of channel 1
4	I/O 2	Input/Output of channel 2
5	I/O 3	Input/Output of channel 3
6	I/O 4	Input/Output of channel 4
8	OUTPUT 4	High-Side output of channel 4
9	OUTPUT 3	High-Side output of channel 3
10	OUTPUT 2	High-Side output of channel 2
11	OUTPUT 1	High-Side output of channel 1

## **CONNECTION DIAGRAM (TOP VIEW)**



## **CURRENT AND VOLTAGE CONVENTIONS**



## **VNQ500PEP**

#### THERMAL DATA

Symbol	Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	Max	4.6	.C\M
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (*)	Max	60	°C/W

<sup>(\*)</sup> When mounted on FR4 printed circuit board with 0.5 cm $^2$  of copper area (at least 35 $\mu$  thick) connected to all TAB pins.

# **ELECTRICAL CHARACTERISTICS** (8V<V<sub>CC</sub><36V; -40°C<T $_j$ <150°C, unless otherwise specified) POWER

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> (**)	Operating supply voltage		5.5	13	36	V
V <sub>USD</sub> (**)	Undervoltage shut-down		3	4	5.5	V
V <sub>OV</sub> (**)	Overvoltage shutdown		36			V
D	On state resistance	I <sub>OUTn</sub> =0.25A; T <sub>j</sub> =25° C			500	mΩ
R <sub>ON</sub>	On state resistance	I <sub>OUTn</sub> =0.25A			1000	mΩ
I <sub>S</sub>	Supply current	V <sub>CE</sub> =V <sub>I/On</sub> =0V; V <sub>CC</sub> =13V; T <sub>case</sub> =25°C On state (all channels ON); V <sub>CC</sub> =13V			20 8	μA mA
I <sub>LGND</sub> (**)	Output current at turn-off	V <sub>CC</sub> =V <sub>CE</sub> =V <sub>I/On</sub> =V <sub>GND</sub> =13V V <sub>OUTn</sub> =0V			1	mA
I <sub>L(off)</sub> (**)	Off state output current	V <sub>I/On</sub> =V <sub>OUTn</sub> =0V	0		5	μΑ
I <sub>Loff2</sub> (**)	Off state output current	V <sub>I/On</sub> =0V, V <sub>OUTn</sub> =0V, V <sub>CC</sub> =13V; T <sub>case</sub> =25° C			1	μΑ

## (\*\*) Per channel

# SWITCHING (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t <sub>on</sub>	Turn-on time	R <sub>L</sub> =52Ω from 80% V <sub>OUT</sub> (*)		50		μs
t <sub>off</sub>	Turn-off time	$R_L$ =52 $\Omega$ to 10% $V_{OUT}$ (*)		75		μs
dV <sub>OUT</sub> / dt <sub>(on)</sub>	Turn-on voltage slope	$R_L$ =52 $\Omega$ from $V_{OUT}$ =1.3 $V$ to $V_{OUT}$ =10.4 $V$ (*)		0.3		V/µs
dV <sub>OUT</sub> / dt <sub>(off)</sub>	Turn-off voltage slope	$R_L$ =52 $\Omega$ from $V_{OUT}$ =11.7 $V$ to $V_{OUT}$ =1.3 $V$ (*)		0.3		V/µs

<sup>(\*)</sup> see fig.1a :switching time waveforms

## **INPUT & CE PINS**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>INL</sub>	I/O low level				1.25	V
I <sub>INL</sub>	Low level I/O current	V <sub>IN</sub> =1.25V	1			μΑ
V <sub>INH</sub>	I/O high level		3.25			V
I <sub>INH</sub>	High level I/O current	V <sub>IN</sub> =3.25V			10	μΑ
V <sub>I(hyst)</sub>	I/O hysteresis voltage		0.5			V
V	I/O clamp voltage	I <sub>IN</sub> =1mA	6	6.8	8	V
V <sub>ICL</sub>	1/O clamp voltage	I <sub>IN</sub> =-1mA		-0.7		V
V <sub>OL</sub>	I/O low level default detection	I <sub>IN</sub> =1mA, latched thermal shutdown			0.5	V


# **ELECTRICAL CHARACTERISTICS (continued)**

## **PROTECTIONS**


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
T <sub>TSD</sub>	Junction shut-down temperature		150	175	200	°C
I <sub>lim</sub>	DC Short circuit current	$V_{CC}$ =13V; $R_{LOAD}$ =10m $\Omega$	0.35		0.7	Α
V <sub>demag</sub>	Turn-off output clamp voltage	I <sub>OUT</sub> =0.25 A; L=20mH	V <sub>CC</sub> -41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V
t <sub>reset</sub>	Thermal latch reset time	Tj < T <sub>TSD</sub> (see figure 3 in waveforms)			10	μs



# **Switching Time Waveforms**



# **Driving circuit**



## **TRUTH TABLE**

CONDITIONS	MCOUTn	CE	I/On	OUTPUTn
Normal operation	L	H	L	L
	H	H	H	H
Current limitation	L	H	L	L
	H	H	H	H
Overtemperature	L	H	L	L
	H	H	L (latched)	L
Undervoltage	L	H	L	L
	H	H	H	L
Stand-by	X	L	X	L


## **ELECTRICAL TRANSIENT REQUIREMENTS**

ISO T/R 7637/1	TEST LEVELS						
Test Pulse	I	II	III	IV	Delays and Impedance		
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω		
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω		
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω		
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω		
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω		
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω		

ISO T/R 7637/1		TEST LEVELS RESULTS				
Test Pulse	I	ll ll	III	IV		
1	С	С	С	С		
2	С	С	С	С		
3a	С	С	С	С		
3b	С	С	С	С		
4	С	С	С	С		
5	С	Е	Е	Е		

CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

#### **APPLICATION SCHEMATIC**



# GND PROTECTION NETWORK AGAINST REVERSE BATTERY

 $\underline{Solution\ 1:}$  Resistor in the ground line (R\_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\mbox{\footnotesize GND}}$  resistor.

1)  $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$ .

2)  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$ 

where -I<sub>GND</sub> is the DC reverse ground pin current and can be found in the absolute maximum rating section of the of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}\!\!<\!\!0$ : during reverse battery situations) is:

 $P_D = (-V_{CC})^2 / R_{GND}$ 

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where I<sub>S(on)max</sub> becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift  $(I_{S(on)max} \ ^{\star} R_{GND})$  in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggest to utilize Solution 2 (see below).

Solution 2: A diode ( $D_{GND}$ ) in the ground line.

A resistor  $(R_{GND}=1k\Omega)$  should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≃600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

#### LOAD DUMP PROTECTION

 $D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

#### μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.


 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$  Calculation example:

For  $V_{CCpeak}$ = - 100V and  $I_{latchup} \ge 20mA$ ;  $V_{OH\mu C} \ge 4.5V$   $5k\Omega \le R_{prot} \le 65k\Omega$ .

Recommended  $R_{prot}$  value is  $10k\Omega$ .

**₽** 


#### Waveforms



**57** 

# PowerSSO-12<sup>TM</sup> MECHANICAL DATA

DIM.	mm.		
DIIVI.	MIN.	TYP	MAX.
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
В	0.230		0.410
С	0.190		0.250
D	4.800		5.000
Е	3.800		4.000
е		0.800	
Н	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	00		80
Χ	1.900		2.500
Υ	3.600		4.200
ddd			0.100



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

 $\ensuremath{\texttt{©}}$  2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

