# 32-Channel LCD Driver with Separate Backplane Output 

## Ordering Information

| Device | Package Options |  |  |
| :---: | :---: | :---: | :---: |
|  | 44-J Lead Quad <br> Plastic Chip Carrier | 44 Lead Quad <br> Plastic Gullwing | Dice <br> in waffle pack |
| HV6506 | HV6506PJ | HV6506PG | HV6506X |

## Features

$\square$ Processed with HVCMOS $^{\circledR}$ technology
$\square 32$ push-pull CMOS output up to 60 V
$\square$ Low power level shifting
$\square$ Source/sink current minimum 5mA
$\square$ Shift register speed 5 MHz
$\square$ Latched data outputs
$\square$ Bidirectional shift register (DIR)
$\square$ Backplane output

## Absolute Maximum Ratings ${ }^{1}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| Output voltage, $\mathrm{V}_{\mathrm{PP}}{ }^{2}$ | -0.5 V to +80 V |
| Logic input levels ${ }^{2}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ground current ${ }^{3}$ | 1.5 A |
| Continuous total power dissipation ${ }^{4}$ | 1200 mW |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead temperature $1.6 \mathrm{~mm}(1 / 16$ inch $)$ | $260^{\circ} \mathrm{C}$ |
| from case for 10 seconds |  |

## Notes:

1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to $85^{\circ} \mathrm{C}$ at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## General Description

The HV65 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver circuit for LCD displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities. The inputs are fully CMOS compatible.

The device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select of the outputs. HVout1 is connected to the first stage of the shift register through the polarity logic. Data is shifted through the shift register on the logic low to high transition of the clock. A DIR pin causes data shifting counterclockwise when grounded and clockwise when connected to $\mathrm{V}_{\mathrm{DD}}$. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable) or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored after LE transition from high to low.

Electrical Characteristics (over recommended operating conditions unless noted)
DC Characteristics ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$ )

| Symbol | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ supply current |  |  | 15 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \max \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\text {PP }}$ | High voltage supply current |  |  | 0.5 | mA | Outputs high |
|  |  |  |  | 0.5 | mA | Outputs low |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\text {DD }}$ supply current |  |  | 0.5 | mA | All $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | Q | 50 |  | V | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=60 \mathrm{~V}$ |
|  |  | Data out | 4.6 |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output | Q |  | 8 | V | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=60 \mathrm{~V}$ |
|  |  | Data out |  | 0.4 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level logic input current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\text {LL }}$ | Low-level logic input current |  |  | -1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OLBP }}$ | Low-level output voltage, backplane |  |  | 8 | V | $\mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OHBP }}$ | High-level output viltage, backplane |  | 48 |  | V | $\mathrm{I}_{\mathrm{O}}=-40 \mathrm{~mA}$ |

AC Characteristics $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ}\right.$

| Symbol | Parameter |  | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency |  | 5 | MHz |  |
| $t_{\text {w }}$ | Clock width high or low | 100 |  | ns |  |
| $\mathrm{t}_{\text {SU }}$ | Data set-up time before clock rises | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 50 |  | ns |  |
| $\mathrm{t}_{\text {ON }}, \mathrm{t}_{\text {OFF }}$ | Time from latch enable or POL to $\mathrm{HV}_{\text {Out }}$ |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| $\mathrm{t}_{\text {ON }}, \mathrm{t}_{\text {OFF }}$ | Time from POL to BP output |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data high to low |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data low to high |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLE }}$ | Delay time clock to LE low to high | 50 |  | ns |  |
| $t_{\text {WLE }}$ | Width of LE pulse | 100 |  | ns |  |
| $\mathrm{t}_{\text {SLE }}$ | LE set-up time before clock rises | 50 |  | ns |  |

## Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Output off voltage | 0 | 60 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 3.5 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | 0.8 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock frequency |  | 5 | MHz |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OD}}$ | Allowable current through output diodes |  | 200 | mA |

## Notes:

1. Power-up sequence should be the following:
2. Connect ground.
3. Apply $\mathrm{V}_{\mathrm{DD}}$.
4. Set all inputs (Data, CLK, Enable, etc.) to a known state.
5. Apply $\mathrm{V}_{\mathrm{PP}}$.
6. Power-down sequence should be the reverse of the above.
7. The $\mathrm{V}_{\mathrm{PP}}$ should not drop below OV during operation.

## Switching Waveforms



Functional Block Diagram


| Function | Inputs |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data | CLK | LE | POL | DIR | $\begin{array}{ll} \text { Shift Reg } \\ 1 & 2 . . .32 \end{array}$ | HV Outputs 1 | $\begin{aligned} & \text { Data Out } \\ & 2 \ldots . .32 \end{aligned}$ | $\mathrm{BP}_{\star}{ }_{\star}$ |
| Load S/R | H or L | $\uparrow$ | L | H | X | H or L *...* | * ${ }^{*} \ldots{ }^{*}$ | * | H |
| Load latches | X | H or L | L | H | X | * *...* | * ${ }^{*} \ldots{ }^{*}$ | * | H |
|  | X | H or L | L | L | X | * *...* | * *...* | * | L |
| All high | H | $\uparrow$ | H | L | X | H *...* | H *...* | * | L |
|  | L | $\uparrow$ | H | H | X | L *...* | H *...* | * | H |
| All low | H | $\uparrow$ | H | H | X | H *...* | L *...* | * | H |
|  | L | $\uparrow$ | H | L | X | L *...* | L *...* | * | L |
| Transparent Mode | L | $\uparrow$ | H | H | X | L *...* | H *...* | * | H |
|  | H | $\uparrow$ | H | H | X | H *...* | L *...* | * | H |
|  | L | $\uparrow$ | H | L | X | L *...* | L *...* | * | L |
|  | H | $\uparrow$ | H | L | X | H *...* | H *...* | * | L |
| R/L Shift | X | $\uparrow$ | X | X | H | $\mathrm{Qn} \rightarrow \mathrm{Qn}+1$ | * *...* | Q32 |  |
|  | X | $\uparrow$ | X | X | L | Qn $\rightarrow$ Qn-1 | * *...* | Q1 |  |

## Notes:

$H=$ high level, $L=$ low level, $X=$ irrelevant, $\uparrow=$ low-to-high transition.

* $=$ dependent on previous stage's state before the last CLK or last LE high.


## Pin Configuration

HV65
44 Pin J-Lead Package

HV65
44 Pin Plastic Gullwing (QFP) Package

| Pin | Function | Pin | Function | Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | HV ${ }_{\text {OUT }} 17 / 16$ | 23 | LE | 1 | HV ${ }_{\text {OUT }} 22 / 11$ | 23 | Data Out |
| 2 | HV ${ }_{\text {OUT }} 16 / 17$ | 24 | $V_{\text {D }}$ | 2 | HV ${ }_{\text {OUT }} 21 / 12$ | 24 | GND |
| 3 | HV ${ }_{\text {OUt }} 15 / 18$ | 25 | Clock | 3 | HV ${ }_{\text {OUT }} 20 / 13$ | 25 | N/C |
| 4 | HV ${ }_{\text {OUt }} 14 / 19$ | 26 | DIR | 4 | HV ${ }_{\text {OUt }} 19 / 14$ | 26 | N/C |
| 5 | HV ${ }_{\text {OUt }} 13 / 20$ | 27 | Data In | 5 | HV ${ }_{\text {OUt }} 18 / 15$ | 27 | POL |
| 6 | HV ${ }_{\text {OUt }} 12 / 21$ | 28 | $V_{\text {PP }}$ | 6 | HV ${ }_{\text {OUt }} 17 / 16$ | 28 | LE |
| 7 | HV ${ }_{\text {OUT }} 11 / 22$ | 29 | BP Out | 7 | HV ${ }_{\text {OUt }} 16 / 17$ | 29 | $V_{\text {D }}$ |
| 8 | HV ${ }_{\text {OUt }} 10 / 23$ | 30 | HV ${ }_{\text {OUT }} 32 / 1$ | 8 | HV ${ }_{\text {OUt }} 15 / 18$ | 30 | Clock |
| 9 | HV ${ }_{\text {OUT }} 9 / 24$ | 31 | HV ${ }_{\text {OUT }} 31 / 2$ | 9 | HV ${ }_{\text {OUt }} 14 / 19$ | 31 | DIR |
| 10 | HV ${ }_{\text {OUT }} 8 / 25$ | 32 | HV ${ }_{\text {OUT }} 30 / 3$ | 10 | HV ${ }_{\text {OUt }} 13 / 20$ | 32 | Data In |
| 11 | $\mathrm{HV}_{\text {OUT }} 7 / 26$ | 33 | HV ${ }_{\text {OUT }} 29 / 4$ | 11 | $\mathrm{HV}_{\text {OUt }} 12 / 21$ | 33 | $V_{\text {PP }}$ |
| 12 | HV ${ }_{\text {OUT }} 6 / 27$ | 34 | HV ${ }_{\text {OUT }} 28 / 5$ | 12 | HV ${ }_{\text {OUt }} 11 / 22$ | 34 | BP Out |
| 13 | HV ${ }_{\text {OUT }} 5 / 28$ | 35 | HV ${ }_{\text {OUT }} 27 / 6$ | 13 | $\mathrm{HV}_{\text {OUt }} 10 / 23$ | 35 | HV ${ }_{\text {OUT }} 32 / 1$ |
| 14 | HV ${ }_{\text {OUT }} 4 / 29$ | 36 | HV ${ }_{\text {OUT }} 26 / 7$ | 14 | HV ${ }_{\text {OUT }} 9 / 24$ | 36 | HV ${ }_{\text {OUT }} 31 / 2$ |
| 15 | HV ${ }_{\text {OUT }} 3 / 30$ | 37 | HV ${ }_{\text {OUT }} 25 / 8$ | 15 | HV ${ }_{\text {OUT }} 8 / 25$ | 37 | $\mathrm{HV}_{\text {OUT }} 30 / 3$ |
| 16 | HV ${ }_{\text {OUT }} 2 / 31$ | 38 | HV ${ }_{\text {OUT }} 24 / 9$ | 16 | $\mathrm{HV}_{\text {OUT }} 7 / 26$ | 38 | $\mathrm{HV}_{\text {OUT }} 29 / 4$ |
| 17 | HV ${ }_{\text {OUT }} 1 / 32$ | 39 | $\mathrm{HV}_{\text {OUT }} 23 / 10$ | 17 | HV ${ }_{\text {OUT }} 6 / 27$ | 39 | $\mathrm{HV}_{\text {OUT }} 28 / 5$ |
| 18 | Data Out | 40 | $\mathrm{HV}_{\text {OUt }} 22 / 11$ | 18 | HV ${ }_{\text {OUT }} 5 / 28$ | 40 | $\mathrm{HV}_{\text {OUT }} 27 / 6$ |
| 19 | GND | 41 | $\mathrm{HV}_{\text {OUT }} 21 / 12$ | 19 | HV ${ }_{\text {OUT }} 4 / 29$ | 41 | HV ${ }_{\text {OUT }} 26 / 7$ |
| 20 | N/C | 42 | $\mathrm{HV}_{\text {OUt }} 20 / 13$ | 20 | HV ${ }_{\text {OUT }} 3 / 30$ | 42 | HV ${ }_{\text {OUT }} 25 / 8$ |
| 21 | N/C | 43 | HV ${ }_{\text {OUt }} 19 / 14$ | 21 | HV ${ }_{\text {OUT }} 2 / 31$ | 43 | HV ${ }_{\text {OUT }} 24 / 9$ |
| 22 | POL | 44 | HV ${ }_{\text {OUt }} 18 / 15$ | 22 | HV ${ }_{\text {OUT }} 1 / 32$ | 44 | HV ${ }_{\text {OUT }} 23 / 10$ |

## Note:

1. Pin designation for $\operatorname{DIR}=\mathrm{H} / \mathrm{L}$ Example: for DIR $=\mathrm{H}$, Pin $1=\mathrm{HV}_{\text {OUT }} 17$
for DIR $=\mathrm{L}$, Pin $1=\mathrm{HV}_{\text {OUT }} 16$

## Note:

1. Pin designation for $\mathrm{DIR}=\mathrm{H} / \mathrm{L}$ Example:for DIR $=\mathrm{H}$, Pin 1 is $\mathrm{HV}_{\text {OUT }} 22$

## Package Outline



top view
44-pin PLCC


