

32-Channel LCD Driver with Separate Backplane Output

Ordering Information

		Package Options	
Device	44 Lead Quad Plastic Gullwing	44 J-Lead Quad Plastic Chip Carrier	Die in waffle pack
HV66	HV66PG	HV66PJ	HV66X

Features

- □ Processed with HVCMOS technology
- 32 push-pull CMOS output up to 60V
- Low power level shifting
- Source/sink current minimum 1mA
- □ Shift register speed 5MHz
- Latched data outputs
- Bidirectional shift register (DIR)
- Backplane output

Absolute Maximum Ratings¹

Supply voltage, V _{DD} ²	-0.5V to +7.0V
Output voltage, V _{PP} ²	-0.5V to +70V
Logic input levels ²	-0.5V to V _{DD} + 0.5V
Ground current ³	1.5A
Continuous total power dissipation ⁴	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +125°C
Lead temperature 1.6mm (1/16 inch)	260°C

Notes:

- Device will survive (but operation may not be specified or guaranteed) at these extremes.
- 2. All voltages are referenced to V_{SS}.
- 3. Duty cycle is limited by the total power dissipated in the package.
- 4. For operation above 25°C ambient derate linearly to 85°C at 20mW/°C.

General Description

The HV66 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver circuit for LCD displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities. The inputs are fully CMOS compatible.

The device consists of a 32-bit shift register, 32 latches, and control logic to perform blanking and polarity control of the outputs. HV_{OUT1} is connected to the first stage of the shift register. Data is shifted through the shift register on the logic rising transition of the clock. A DIR pin causes data shifting clockwise when grounded and counterclockwise when connected to V_{DD} . A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable), BL (blank) or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored after LE transitions from high to low.

09/30/02

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics ($V_{DD} = 5V$, $V_{PP} = 60V$, $V_{SS} = GND$)

Symbol	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current			15	mA	$V_{DD} = V_{DD} \text{ max}$ $f_{CLK} = 5\text{MHz}$
I _{PPQ}	High voltage supply current	High voltage supply current				Outputs high
				0.5	mA	Outputs low
I _{DDQ}	Quiescent V _{DD} supply current		0.5	mA	All $V_{IN} = V_{SS}$ or V_{DD}	
V _{OH}	High-level output	Q	50		V	I_{O} = -5mA, V_{PP} = 60V
		Data out	4.6		V	I _O = -100μA
V _{OL}	Low-level output	Q		8	V	$I_{O} = 5 \text{mA}, V_{PP} = 60 \text{V}$
		Data out		0.4	V	I _O = 100μA
I _{IH}	High-level logic input current	·		1	μΑ	$V_{IH} = V_{DD}$
I _{IL}	Low-level logic input current	Low-level logic input current				$V_{IL} = 0V$
V _{OLBP}	Low-level output voltage, backpl	lane		3	V	I _O = 10mA
V _{OHBP}	High-level output voltage, backp	lane	29		V	I _O = -10mA

AC Characteristics ($V_{DD} = 5V$, $V_{PP} = 60V$, $T_{C} = 25^{\circ}C$), logic input rises/fall time = 10ns.

Symbol	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency		5	MHz	
t _W	Clock width high or low	100		ns	
t _{SU}	Data set-up time before clock rises	25		ns	
t _H	Data hold time after clock rises	50		ns	
t _{ON} , t _{OFF}	Time from latch enable or POL to HV _{OUT}		500	ns	C _L = 20pF
t _{ON} , t _{OFF}	Time from POL to BP output		500	ns	C _L = 20pF
t _{DHL}	Delay time clock to data high to low		200	ns	C _L = 10pF
t _{DLH}	Delay time clock to data low to high		200	ns	C _L = 10pF
t _{DLE}	Delay time clock to LE low to high	50		ns	
t _{WLE}	Width of LE pulse	100		ns	
t _{SLE}	LE set-up time before clock rises	50		ns	
t _{BR} , t _{BF}	BP _{OUT} rise/fall time	10	1000	μS	C _L = 350nF
t _{BR} - t _{BF}	BP _{OUT} rise and fall difference		100	μS	C _L = 350nF

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{DD}	Logic supply voltage	4.5	5.5	V
V _{PP}	Output voltage*	0	60	V
V _{IH}	High-level input voltage	2.4	V _{DD}	V
V _{IL}	Low-level input voltage	0	0.8	V
f _{CLK}	Clock frequency	0	5	MHz
T _A	Operating free-air temperature	-40	+85	°C
I _{OD}	Allowable current through output diodes		200	mA

Notes:

*Output will not switch below 12V.


Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD} .


Power-down sequence should be the reverse of the above. The $\rm V_{PP}$ should not drop below $\rm V_{DD}$ during operation.

- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- 4. Apply V_{PP}.

Switching Waveforms



Functional Block Diagram



Function Table

Inputs							Outputs						
Function	Data	CLK	LE	BL	POL	DIR	Shi 1	ift Reg 232	HV 1	Outputs 232	Data Out 232	BP _{out}	
Load S/R	H or L	1	L	Н	Н	Х	H or L	**	*	**	*	Н	
Load latches	Х	H or L	L	Н	Н	Х	*	**	*	**	*	Н	
	Х	H or L	L	Н	L	Х	*	**	*	**	*	L	
	L	1	Н	Н	Н	Х	L	**	Н	**	*	Н	
Transparent	Н	1	Н	Н	Н	Х	Н	**	L	**	*	Н	
Mode	L	1	Н	Н	L	Х	L	**	L	**	*	L	
	Н	1	Н	Н	L	Х	Н	**	Н	**	*	L	
R/L Shift	Х	1	Х	Н	Х	Н	Qn -	→ Qn+1	*	**	Q32		
	Х	1	Х	Н	Х	L	Qn –	→ Qn-1	*	**	Q1		
Blank	Х	Х	Х	L	L	Х	*	**	L	LL	*	L	
Control	Х	Х	Х	L	Н	Х	*	* *	Н	НН	*	Н	

Notes:

H = high level, L = low level, X = irrelevant, $\uparrow = low-to-high transition$.

^{* =} dependent on previous stage's state before the last CLK or last LE high.

Pin Configuration

HV66

44 Pin Plastic Gullwing (QFP) Package


Pin	Function	Pin	Function
1	HV _{OUT} 22/11	23	Data Out
2	HV _{OUT} 21/12	24	GND
3	HV _{OUT} 20/13	25	N/C
4	HV _{OUT} 19/14	26	BL
5	HV _{OUT} 18/15	27	POL
6	HV _{OUT} 17/16	28	LE
7	HV _{OUT} 16/17	29	V_{DD}
8	HV _{OUT} 15/18	30	Clock
9	HV _{OUT} 14/19	31	DIR
10	HV _{OUT} 13/20	32	Data In
11	HV _{OUT} 12/21	33	V_{PP}
12	HV _{OUT} 11/22	34	BP Out
13	HV _{OUT} 10/23	35	HV _{OUT} 32/1
14	HV _{OUT} 9/24	36	HV _{OUT} 31/2
15	HV _{OUT} 8/25	37	HV _{OUT} 30/3
16	HV _{OUT} 7/26	38	HV _{OUT} 29/4
17	HV _{OUT} 6/27	39	HV _{OUT} 28/5
18	HV _{OUT} 5/28	40	HV _{OUT} 27/6
19	HV _{OUT} 4/29	41	HV _{OUT} 26/7
20	HV _{OUT} 3/30	42	HV _{OUT} 25/8
21	HV _{OUT} 2/31	43	HV _{OUT} 24/9
22	HV _{OUT} 1/32	44	HV _{OUT} 23/10

Note:

Pin designation for DIR = L/H

Example: for DIR = L, Pin 1 is HV_{OUT} 22 for DIR = H, Pin 1 is HV_{OUT} 11

Package Outline



Pin Configuration


Package Outline

HV66 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 17/16	23	LE
2	HV _{OUT} 16/17	24	V_{DD}
3	HV _{OUT} 15/18	25	Clock
4	HV _{OUT} 14/19	26	DIR
5	HV _{OUT} 13/20	27	Data In
6	HV _{OUT} 12/21	28	V_{PP}
7	HV _{OUT} 11/22	29	BP Out
8	HV _{OUT} 10/23	30	HV _{OUT} 32/1
9	HV _{OUT} 9/24	31	HV _{OUT} 31/2
10	HV _{OUT} 8/25	32	HV _{OUT} 30/3
11	HV _{OUT} 7/26	33	HV _{OUT} 29/4
12	HV _{OUT} 6/27	34	HV _{OUT} 28/5
13	HV _{OUT} 5/28	35	HV _{OUT} 27/6
14	HV _{OUT} 4/29	36	HV _{OUT} 26/7
15	HV _{OUT} 3/30	37	HV _{OUT} 25/8
16	HV _{OUT} 2/31	38	HV _{OUT} 24/9
17	HV _{OUT} 1/32	39	HV _{OUT} 23/10
18	Data Out	40	HV _{OUT} 22/11
19	GND	41	HV _{OUT} 21/12
20	N/C	42	HV _{OUT} 20/13
21	BL	43	HV _{OUT} 19/14
22	POL	44	HV _{OUT} 18/15




^{1.} Pin designation for DIR = L/H Example: for DIR = L, Pin 1 = HV_{OUT} 17 for DIR = H, Pin 1 = HV_{OUT} 16



top view 44-pin PLCC

44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max.), .050in pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature. 2. Exact shape of this feature is optional.

Sym	bol	Α	A1	A2	b	b1	D	D1	E	E1	е
5	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650	0.50
Dimension (inches)	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC
(inches)	MAX	.180	.120	.083	.021	.036	.695	.656	.695	.656	200

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993. **Drawings are not to scale.**

Side View

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.


<u>View</u> B


1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 222-8888 / FAX: (408) 222-4895


www.supertex.com

Doc. #: DSPD-44PLCCPJ B051607

44-Lead PQFP Package Outline (PG)







Note 1:A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ	θ1
	MIN	-	0.25	1.95	0.30	13.65	9.80	13.65	9.80	0.00	0.73	4.05	0.05	3.5°	5°
Dimension (mm)	NOM	-	-	2.00	-	13.90	10.00	13.90	10.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	-	-
(mm)	MAX	2.45	-	2.10	0.45	14.15	10.20	14.15	10.20	200	1.03	1,721	200	7°	16°

JEDEC Registration M0-112, Variation AA-2, Issue B, Sep.1995.

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.

1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 222-8888 / FAX: (408) 222-4895

www.supertex.com

Doc. #: DSPD-44PQFPPG A031607