# with built-in VCXO for A/V Equipment <br> BU2365FV 

## -Description

The ROHM Clock Generator is an IC allowing for the generation of multiple clocks by a single chip through the connection of a single crystal oscillator. The BU2365FV incorporates the ROHM's unique PLL technology to provide the generation of multiple high C/N clocks necessary for the DVD recorder system. This Clock Generator has the built-in high-precision VCXO function and allows for high-precision synchronization with DVD Video clocks. It also has a built-in buffer having high driving force and allows the supply of multiple 27 MHz Video clocks for the system, thus providing the reduced number of the system components.

## -Features

1) The unique PLL technology allows for the generation of high $\mathrm{C} / \mathrm{N}$ clocks.
2) Built-in high precision VCXO, which is essential for the DVD recorder system
3) Built-in buffer having high driving force (Load capacity/output CL=50pF, 27 MHz drive, $1 \times$ input $/ 2 \times$ outputs)
4) Built-in half pulse clock protection [HPC]
5) Built-in power down function, Icc=0 uA(typ.)
6) SSOP-B24 package
7) Single power supply of 3.3 V

## -Applications

DVD recorder

Absolute maximum ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | VDD | $-0.3 \sim 7.0$ | V |
| Input voltage | VIN | $-0.3 \sim$ VDD +0.3 | V |
| Storage temperature range | Tstg | $-30 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | PD | 820 | mW |

*1 Operation is not guaranteed.
*2 Reduce by $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$
*3 This IC is not designed to be radiation-resistant.
*4 Power dissipation is measured when the IC is mounted to the printed circuit board.

ORecommended operating range

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | VDD | $3.0 \sim 3.6$ | V |
| Input H voltage | VINH | $0.8 \mathrm{VDD} \mathrm{\sim VDD}$ | V |
| Input L voltage | VINL | $0.0 \sim 0.2 \mathrm{VDD}$ | V |
| Operating temperature | Topr | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| Output load |  |  |  |
| 22Pin／19Pin | CL＿CLK768FS／384FS | 32 （max．） | pF |
| 13Pin, 14 Pin | CL＿BUFOUT | 50 （max．） | pF |
| 18Pin／24Pin | CL＿CLK512FS／54M | 15 （max．） | pF |

## －Electrical characteristics

VDD $=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ ，Crystal frequency（XTAL＿IN）$=27.000000 \mathrm{MHz}$ ，at no load，unless otherwise specified

| Parameter | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Typ． | Max． |  |  |
| 【Consumption circuit current】 | IDD | － | 55 | 71.5 | mA | At no output loads |
| 【Output H voltage】 | VOH | 2.4 | － | － | V | When current load $=-4.0 \mathrm{~mA}$ |
| 【Output L voltage】 | VOL | － | － | 0.4 | V | When current load $=4.0 \mathrm{~mA}$ |
| 【Pull－Up resistance value】 FSEL，OE | Pull－Up R | 168 | 260 | 578 | k $\Omega$ | Specified by a current value running when a voltage of 0 V is applied to a measuring pin．（R＝VDD／I） |
| 【Pull－Down resistance value】 TEST | Pull－down R | 31 | 48 | 106 | k $\Omega$ | Specified by a current value running when a VDD is applied to a measuring pin．（ $\mathrm{R}=\mathrm{VDD} /$ ） |
| 【Output frequency】 |  |  |  |  |  |  |
| CLK768FS ：FSEL＝L | $\begin{gathered} \hline \text { CLK768 } \\ \text { FS_L } \end{gathered}$ |  | 33.868800 |  | MHz | XTAL＿IN $\times(3136 / 625) / 4$ |
| CLK768FS ：FSEL＝H | $\begin{gathered} \text { CLK768 } \\ \text { FS_H } \end{gathered}$ |  | 36.864000 |  | MHz | XTAL＿IN $\times(2048 / 375) / 4$ |
| CLK384FS | $\begin{gathered} \text { CLK384 } \\ \text { FS } \end{gathered}$ |  | 18.432000 |  | MHz | XTAL＿IN $\times(2048 / 375) / 8$ |
| CLK512FS | $\begin{gathered} \text { CLK512 } \\ \text { FS } \end{gathered}$ |  | 24.576000 |  | MHz | XTAL＿IN $\times(2048 / 375) / 6$ |
| CLK54M | CLK54M |  | 54.000000 |  | MHz | XTAL＿IN $\times(32 / 4) / 4$ |
| 【Output waveform】 |  |  |  |  |  |  |
| Duty | Duty1 | 45 | 50 | 55 | \％ | Measured at a voltage of $1 / 2$ of VDD |
| Rise time | Tr |  | 2.5 |  | nsec | Period of time required for the output to reach $80 \%$ from $20 \%$ of VDD |
| Fall time | Tf |  | 2.5 |  | nsec | Period of time required for the output <br> to reach $20 \%$ from $80 \%$ of VDD |
| 【Jitter】 |  |  |  |  |  |  |
| Period－Jitter 1 $\sigma$ | P－J1\％ |  | 50 |  | psec | ※1 |
| Period－Jitter MIN－MAX | P－J <br> MIN－MAX |  | 300 |  | psec | ※2 |
| 【Output Lock－Time】 | Tlock |  |  | 1 | msec | ※3 |
| 【Frequency stability】 | $\Delta \mathrm{F} / \mathrm{FO}$ | －15 |  | 15 | ppm | $\begin{aligned} & \mathrm{T}=-10 \sim 70^{\circ} \mathrm{C}, ~ \mathrm{VDD}=3.3 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} ※ 4 \end{aligned}$ |
| 【Frequency sensitivity】 | $\Delta \mathrm{F} / \mathrm{Fc}$ | $\pm 30$ | $\pm 45$ | $\pm 60$ | ppm | ※5 |
| 【Frequency sensitivity linearity】 | Linearity | －10 |  | 10 | ppm | $※ 5$ |
| 【Buffer skew】 | Tskew BUF | －500 |  | 500 | psec | Phase difference between BUF＿OUT1 and BUF＿OUT2＊6 |
| 【Buffer delay】 | Td＿BUF |  | 4 | 8 | nsec | Phase difference between BUF IN and BUF OUT |

Note：The output frequency is determined by the arithmetic（frequency division）expression of a frequency input to XTAL＿IN．

This parameter represents standard deviation $(=1 \sigma)$ on cycle distribution data when the output clock cycles are sampled 1000 times consecutively, with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.

## ※2 Period-Jitter MIN-MAX

This parameter represents a maximum distribution width on cycle distribution data when the output clock cycles are sampled 1000 times consecutively, with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.
※3 Output Lock-Time
This parameter represents the elapsed time to reach a voltage of 3.0 V after power supply turns ON and after the system is switched from power-down to normal operation state, or after the output frequency is switched and is stabilized.
※4 Frequency stability
f0 : This parameter means an optimum frequency at $\mathrm{T}=25^{\circ} \mathrm{C}(27.000000 \mathrm{MHz})$. Frequency is dependent on the stability of the crystal oscillator. Precautions should be taken when designing the system.
$※ 5$ Frequency sensitivity/Frequency sensitivity linearity
This parameter represents the frequency that falls within the area shown in Fig. 2, in the control circuit of control voltage shown in Fig. 1. It shows the value of the IC. Since no consideration is given to the stability of the crystal oscillator, it should be separately studied according to the system in use.
※ Common - Recommended crystal oscillators
The electrical characteristics shown above have been all evaluated with the use of the crystal oscillator NX5032GA (Spec. No. EXS00A-00278) manufactured by NIHON DEMPA KOGYO CO., LTD., under the conditions of Limiting resistance Rd=30 $\Omega$ and Crystal oscillator load CL=10pF. Consequently, in order to use the BU2365FV, the specified crystal oscillator is recommended.


Fig. 1 Control Circuit of Control Voltage


Frequency sensitivity dispersion range: $\mathrm{f}_{\mathrm{L}}=-45 \pm 15 \mathrm{ppm}, \mathrm{f}_{\mathrm{C}}=0 \pm 15 \mathrm{ppm}, \mathrm{f}_{\mathrm{H}}=45 \pm 15 \mathrm{ppm}$
However, frequency sensitivity linearity: $-10 \mathrm{ppm} \leqq\left(\mathrm{f}_{\mathrm{H}}-\mathrm{f}_{\mathrm{C}}\right)-\left(\mathrm{f}_{\mathrm{C}}-\mathrm{f}_{\mathrm{L}}\right) \leqq+10 \mathrm{ppm}$
Fig. 2 Frequency Sensitivity Dispersion Range

## ※6 Buffer skew

This parameter is only functional when the BUF_OUT1 and the BUF_OUT2 are driven at the same load capacitance

5.Onsec / div

Fig. 3 33.8688MHz output waveform $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 6 36.864MHz output waveform $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 9 18.432MHz output waveform $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 12 24.576MHz output waveform
$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=15 \mathrm{pF}$


Fig. 4 33.8688MHz Period-Jitter VDD=3.3V,CL=32pF


Fig. 7 36.864MHz Period-Jitter VDD=3.3V,CL=32pF


Fig. 10 18.432MHz Period-Jitter VDD $=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 13 24.576MHz Period-Jitter VDD $=3.3 \mathrm{~V}, \mathrm{CL}=15 \mathrm{pF}$


Fig. 533.8688 MHz spectrum VDD $=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 836.864 MHz spectrum VDD=3.3V,CL=32pF


$$
10 \mathrm{KHz} / \mathrm{div}
$$

Fig. 11 18.432MHz spectrum VDD $=3.3 \mathrm{~V}, \mathrm{CL}=32 \mathrm{pF}$


Fig. 1424.576 MHz spectrum VDD=3.3V,CL=15pF


Fig. 1554 MHz output waveform
VDD=3.3V,CL=15pF

5.0nsec/div

Fig. 18 BUF_OUT(27MHz) output waveform
VDD $=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$

5.0nsec/div

Fig. 21 VCXO_OUT(27MHz) output
waveform $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=4 \mathrm{pF}$

5.0nsec / div

Fig. 24 Buffer skew output waveform
$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$


Fig. 16 54MHz Period-Jitter VDD=3.3V,CL=15pF


500psec/div
Fig. 19 BUF_OUT(27MHz) Period-Jitter $\mathrm{V} \bar{D} \mathrm{D}=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$


Fig. 22 VCXO OUT $(27 \mathrm{MHz}) \quad$ Period-Jitter $V \bar{D} D=3.3 \mathrm{~V}, \mathrm{CL}=4 \mathrm{pF}$

5.0nsec / div

Fig. 25 Buffer delay(IN $\rightarrow$ OUT1) VDD $=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$


Fig. 1754 MHz spectrum $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=15 \mathrm{pF}$


Fig. 20 BUF_OUT(27MHz) spectrum $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$


Fig. $23 \mathrm{VCXO}=\mathrm{OUT}(27 \mathrm{MHz})$ spectrum $\mathrm{VD} \overline{\mathrm{D}}=3.3 \mathrm{~V}, \mathrm{CL}=4 \mathrm{pF}$

$5.0 n s e c / d i v$
Fig. 26 Buffer delay(IN $\rightarrow$ OUT2) VDD $=3.3 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$

Reference data (PLL: 33.8688MHz output - Temperature and Supply voltage variations data)


OReference data (PLL: 36.864 MHz output


Fig. 32 36.864MHz Temperature - Duty


Fig. 35 36.864MHz
Temperature-Period-Jitter 1 $\sigma$

Temperature and Supply voltage variations data)



Temperature - Period-Jitter MIN-MAX


Reference data (PLL: 18.432MHz output - Temperature and Supply voltage variations data)


OReference data (PLL: 24.576MHz output


Fig. 42 24.576MHz
Temperature - Duty


Fig. 45 24.576MHz
Temperature-Period-Jitter $1 \sigma$

Temperature and Supply voltage variations data)


Fig. 43 24.576MHz Temperature - rise-time


Fig. 46 24.576MHz
Temperature - Period-Jitter MIN-MAX

OReference data (PLL: 54 MHz output - Temperature and Supply voltage variations data)


OReference data (CLOCK-BUFFER : 27MHz output Temperature and Supply voltage variations data)


Fig. 52 27MHz BUFFER Temperature-Duty


Fig. 55 27MHz BUFFER Temperature-Delay


Fig. 53 27MHz BUFFER
Temperature-rise-time


Fig. 56 27MHz BUFFER Temperature - Skew
(BUF_OUT2 Phase Lead)


Fig. 54 27MHz BUFFER
Temperature-fall-time


Fig. 57 27MHz BUFFER
Temperature - Skew
(BUF_OUT2 Phase Delay)

OReference data (VCXO:27MHz output - Temperature and Supply voltage variations data)
This data represents the central frequency as a deviation to the optimum frequency of 27.000000 MHz .


Fig. 5827 MHz VCXO Temperature-Duty


Fig. 61 27MHz VCXO
Temperature-Period-Jitter 1б


Fig. 59 27MHz VCXO
Temperature - rise-time


Fig. 62 27MHz VCXO
Temperature - Period-Jitter MIN-MAX


Temperature: $\mathrm{T}\left[{ }^{\circ} \mathrm{C}\right]$
Fig. 60 27MHz VCXO
Temperature - fall-time


Fig. 63 27MHz VCXO
Temperature - Central frequency fc

OReference data (VCXO : 27MHz output Control voltage - Frequency data)
This data represents the central frequency as a deviation to the optimum frequency of 27.000000 MHz .


Fig. 64 27MHz VCXO
Control voltage - Frequency data
OReference data (BU2365FV consumption current ${ }_{5}$ Temperature and Supply voltage variations data)


Fig. 65 Maximum Load Operating Circuit Current


Fig. 66 Power-down Standby Current
-Reference data (PLL : Long Term Jitter data)
This data represents Period-Jitter at the 1000th cycle.

2.0nsec/div

Fig. 67 33.8688MHz Long Term Jitter

2.0nsec/div

Fig. 68 36.864MHz
Long Term Jitter

2.Onsec / div

Fig. 69 54MHz Long Term Jitter
-Reference data (Period-Jitter MIN-MAX Output load CL dependence data)
This data represents the output load up to two times as high as the maximum load of each output.
Since the $27-\mathrm{MHz}$ buffer is dependent on the jitter of a clock input, the output is represented by the ratio to the jitter at 50 pF .


Fig. 73 24.576MHz
CL - Period-Jitter MIN-MAX


Output Load: CL [pF]
Fig. 76 27MHz BUFFER CL-Period-Jitter MIN-MAX


Fig. 71 36.864MHz
CL - Period-Jitter MIN-MAX


Fig. 74 54MHz
CL - Period-Jitter MIN-MAX


Output Load: CL [pF]
Fig. 72 18.432MHz
CL - Period-Jitter MIN-MAX


Fig. 75 27MHz VCXO CL - Period-Jitter MIN-MAX

## -Block diagram, Pin assignment



Fig. 78 Pin assignment
Fig. 77 Block diagram
OPin function

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 1 | VDD54M | Power supply for CLK54M output |
| 2 | VSS54M | GND for CLK54M output |
| 3 | FSEL | FS select (CLK768FS selection) <br> (FSEL=L: 44.1 kHz, FSEL=OPEN: 48 kHz , equipped with pull-up resistor) |
| 4 | TEST | TEST pin, normally "OPEN", equipped with pull-down resistor) |
| 5 | AVDD | Power supply for PLL Analog |
| 6 | AVSS | GND for PLL Analog |
| 7 | XTAL_IN | Crystal oscillator input pin |
| 8 | XTAL_OUT | Crystal oscillator output pin |
| 9 | VDD_V | Power supply for VCXO |
| 10 | VCTRL | VCXO control input pin |
| 11 | VSS_V | GND for VCXO |
| 12 | VCXO_OUT | Monitor pin for VCXO output |
| 13 | BUF_OUT2 | BUFFER output pin |
| 14 | BUF_OUT1 | BUFFER output pin |
| 15 | VSS_B | GND for BUFFER |
| 16 | BUF_IN | BUFFER input pin |
| 17 | VDD_B | Power supply for BUFFER |
| 18 | CLK512FS | 24.576 MHz output |
| 19 | CLK384FS | 18.432MHz output |
| 20 | VSS | GND for PLL Logic |
| 21 | VDD | Power supply for PLL Logic |
| 22 | CLK768FS | FSEL=L: 33.8688 MHz output, FSEL=OPEN: 36.864 MHz output |
| 23 | OE | Output enable pin <br> L: POWER DOWN, OPEN: NORMAL, equipped with pull-up resistor |
| 24 | CLK54M | 54 MHz output |

## Audio clock functions

1) Output phase relation

The Audio clocks (CLK768FS, CLK384FS, and CLK512FS) of the BU2365FV are designed to be out of the phase from each output in order to provide low jitter and noise levels.
Generating CLK384FS (18.432 MHz): A two-phase clock is generated for CLK768FS (36.864 MHz): The CLK768FS1 and CLK768FS2 with the phase relation to the PLL2 output (VCO $=147.456 \mathrm{MHz}$ ) (See Fig. 79). By dividing the frequency in sync with the leading edge of this CLK768FS1, the CLK384FS will fall out of the phase of the CLK768FS2.
Since the frequency of CLK512FS is divided into six portions in sync with the trailing edge of the PLL2 output, the CLK512FS will fall out of the phases of CLK768FS and CLK384FS by half cycle.
Furthermore, the true values of phase difference (Delay rate) between CLK384FS and CLK768FS are specified as shown below with consideration given to variations in the measurements on the tests before shipment.

|  | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: |
| True value [nsec] | 17.0 | 20.0 | 23.0 |



Fig. 79 Audio Clock Output Circuit Configuration and Timing Chart

## 2) Half-pulse clock protection [HPC]

The CLK768FS output is provided with a function used to prevent the a half cycle (or less) synchronous drop (i.e., half-pulse clock) during frequency selection under the control of the FSEL pin.
This function is designed to set the frequency to output $L$ fixed after the elapse of two trailing clocks of output before the selection and to a desired frequency after the elapse of two trailing clocks of output after the selection, when switching the FSEL pin.
Specifically speaking, when the FSEL pin is set to High, the CLK768FS outputs a frequency of 36.864 MHz . With this setting, if the FSEL pin is switched to Low, the CLK768FS will be set to L Fixed after the lapse of two trailing clocks of 36.864 MHz , and then the CLK768FS will output a frequency of 33.8688 MHz after the lapse of two trailing clocks of 33.8688 MHz .


Fig. 80 HPC timing chart


Fig. 81


## -Application circuit



Fig. 82

Notes:

1) Mount ICs to the substrate for use. If the ICs are not mounted to the substrate, the characteristics of ICs may not be fully demonstrated.
2) Mount 0.1 uF capacitors in the vicinity of the IC pins between 1PIN (VDD54M) and 2PIN (VSS54M), 5PIN (AVDD) and 6PIN (AVSS), 9PIN (VDD_V) and 11PIN (VSS_V), 17PIN (VDD_B) and 15PIN (VSS_B), and 21PIN (VDD) and 20PIN (VSS).
3) For the fine-tuning of frequencies, insert several numbers of pF in the 7PIN and 8PIN to GND.
4) The electrical characteristics have been all evaluated with the use of the crystal oscillator NX5032GA (Spec. No. EXS00A-00278), manufactured by NIHON DEMPA KOGYO CO., LTD., under the conditions of Limiting resistance $\operatorname{Rd}=30 \Omega$ and Load CL=10pF. Consequently, in order to use the BU2365FV, the said crystal oscillator is recommended.
5) Jitters TYP values vary with the substrate, power supply, output loads, noises, and other. For the use of the BU2365FV, the operating margin should be thoroughly checked.
6) Depending on the conditions of the substrate, mount an additional electrolytic capacitor between the power supply and GND terminal.
7) For EMI protection, it is effective to put ferrite beads in the origin of power supply to be fed to the BU2365FV from the substrate or to insert a capacitor (of $1 \Omega$ or less impedance), which bypasses high frequency desired, between the power supply and the GND terminal.
8) Although ROHM is confident that the example application circuit reflects the best possible recommendations, be sure to verify circuit characteristics for your particular application.

## OCautions on Use

## 1. Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.
2. Recommended operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected. The electrical characteristics are guaranteed under the conditions of each parameter.
3. Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.
4. Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines.
In this regard, for the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner.
Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.
5. GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.
6. Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.
7. Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.
8. Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.
9. Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.
10. Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.
11. External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.


SSOP-B24

| <Dimension> |
| :---: |



```
-The contents described herein are correct as of October, 2005
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD,
- Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding
upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material.
- The products described herein are not designed to be X ray proof.
```

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics


## ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto
615-8585, Japan
TEL: (075)311-2121 FAX: (075)315-0172
URL http: // www. rohm. com
Published by
Application Engineering Group

Contact us for further information about the products.
TEL $+44(0) 1908-306700$ FAX $+44(0) 1908-235788$
France /ROHM ELECTRONICS GMBH (FRANCE)
Hong Kong China /ROHM ELECTRONICS (H.K.) CO., LTD
Shanghai China $/$ ROHM ELECTRONCS (SHANGHAI) CO., LTD.
Dalian CLL: +86(21)6279-2727 FAX: $+86(2116247-2066$

Beijing China / BEIIING REPRESENTATIVE OFFICE
TEL: $+86(10) 8525-2483$ FAX: $+86(10) 8525-2489$
Taiwan /ROHM ELECTRONICS TAIWAN CO., LTD
TEL: $+886(2) 2500-6956$ FAX: $+886(2) 2503$-2869
Korea $/$ ROHM ELECTRONICS KOREA CORPORATION
Korea /ROHM ELECTRONICS KOREA CORPORATION
TEL: $+82(2) 8182-700$ FAX: $+82(2) 8182-715$
Singapore /ROHM ELECTRONICS ASIA PTE. LTD. (RES/REI)

Philippines / ROHM ELECTRONICS (PHILIPPINES) SALES CORPORATION
Thailand /ROHM ELECTRONICS (THAILAND) CO., LTD.
TEL: $+66(2) 254-4890$ FAX: $+66(2) 256-6334$

## Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.
It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.

